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Abstract
With the increasing complexity of computer systems, it is crucial to have effi-
cient design of correct and well-functioning hardware and software systems. To
this end, it is often desired to control the behavior of systems to possess some
desired properties. A specific class of systems is called discrete event systems
(DES). DES deal with ‘discrete’ quantities, e.g., “number of robots in a man-
ufacturing cell”, and their processes are driven by instantaneous ‘events’, e.g.,
“start of a machine”. In this thesis, the focus is on DES and an extension of such
systems, which also considers the time points at which the events may occur,
called timed DES (TDES). Real-time applications such as communication net-
works, manufacturing facilities, or the execution of a computer program, can be
considered into TDES.
Having a DES or TDES, with some given specifications, by utilizing a well-
known mathematical framework, called supervisory control theory (SCT), it is
possible to automatically generate a supervisor that restricts the system’s be-
havior towards the specifications, only when it is necessary. Applying the SCT
to large and complex systems, typically follows with some issues, concerning
computational complexity and modeling aspects, which is tackled in this thesis.
We model DES by extended finite automata (EFAs), state transition models
that contain discrete-valued variables. TDES are modeled by an augmentation of
EFAs, called timed EFAs (TEFAs), which contain a set of discrete-valued clocks.
Based on EFAs or TEFAs, the supervisor can be symbolically computed, us-
ing binary decision diagrams (BDDs), data structures that could, in many cases,
lead to smaller representation of the state space. For complex systems, the com-
puted supervisor may consist of many states, causing representation and imple-
mentation difficulties. To tackle this, based on the states of the supervisor, we
symbolically compute logical constraints that will be attached to the original
models to restrict the system’s behavior. Consequently, we present a framework,
where given a set of EFAs or TEFAs, the supervisor is computed using BDDs,
and represented in a modular manner based on the computed logical constraints.
The framework has been developed, implemented, and applied to industrial case
studies.
Keywords: Timed Discrete Event Systems, Supervisory Control Theory, Ex-
tended Finite Automata, Binary Decision Diagrams.
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Chapter 1
Introduction
As we progress in time, the dependence and inseparability of our daily lives to
hardware and software systems grow rapidly. For instance, modern cars, mo-
bile phones, medical devices, communication systems, audio and video systems,
control systems, etc. contain various types of software.
1.1 Discrete Event Systems
Historically, the systems that have been studied over the years involve quanti-
ties such as pressure, temperature, speed, and acceleration, which are continu-
ous variables, evolving over time. Such systems have continuous states and are
time-driven, i.e., a state changes as time changes. Since we can naturally de-
fine derivatives for continuous variables, modeling and analysis of such systems
heavily rely on the theory and techniques related to differential and difference
equations.
Nevertheless, not all system behaviors can be meaningfully represented by
continuous variables and mathematical expressions. Most of the computer sys-
tems that we deal with include discrete properties. They are discrete in the sense
that they are typically related to counting integer numbers such as the number of
vehicles in a transportation system, number of faults in a system, or number of
robots in a manufacturing cell. An interesting point about such systems is that
most of them are driven by instantaneous events such as “start of a machine’ or “a
traffic light turning green”. When an event occurs, the system transits from one
state to another state, e.g., “the traffic light turns from amber to green”. A sys-
tem which its state evolution depends entirely on the occurrence of asynchronous
events over time is called a discrete event system (DES)1, which is the scope of
this thesis. Many systems are profitably modeled by DES such as manufacturing
systems, operative systems, communication protocols and telephony systems.
1In the thesis, for ease of reading, “DES” is also used in plural form, i.e., “discrete event
systems”.
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In DES, merely the sequence of the visited states, i.e., the sequence that the
events occur, is used to analyze different systems. In other words, the logical or
the qualitative behavior of a system is in focus. For instance, in a manufactur-
ing system a qualitative property could be “robot 1 should always complete its
task before robot 2” or in a communication system “two users should not use a
channel simultaneously”. Nevertheless, the correct behavior of many real-time
systems such as air traffic control systems and networked multimedia systems
depends on the delays between events. In addition, in many cases, we also want
to analyze the quantitative properties of the systems. For instance, in a manufac-
turing system we can check a property “if robot 1 does not finish its task in 20
seconds, let robot 2 finish its task” or in a communication system “if a channel
is booked by a user for more than 1 minute, prohibit the user to use the channel
and let another one use it”. A DES that also considers the time points the events
occur, is referred to as timed DES (TDES). In this thesis, we analyze both DES
and TDES.
With the increasing complexity of computer systems, it is crucial to have ef-
ficient design of correct and well-functioning hardware and software systems.
Systems that do not work as expected can both lead to costly mistakes and disas-
trous consequences. In the early nineties, a bug was detected in Intel’s Pentium
II floating division unit, which caused the company a loss of about $475 million
to replace faulty processors [1]. In 1997, the Mars Pathfinder landed on Mars,
however, the spacecraft contained a design flaw that once in a while resulted in
system resets and loss of important data [2]. Between 1985 and 1987, an error
in the control part of the radiation therapy machine Therac-25 led to an over-
dose of radiation, which caused the death of six cancer patients [3]. All of these
programs included design errors that were not captured during the design or im-
plementation phases. Hence, somehow we need to ensure that the programs are
correct or error-free, before putting them into practice.
1.2 Verification
As different systems are continuously used in larger contexts and in interaction
with other components, they become more vulnerable to errors. It is known
that the number of errors grows exponentially with the number of interacting
system components. Thus, checking the correctness of complex systems with
standard and conventional techniques such as random simulation or directed test
are not always possible; especially, with the high demands on the system devel-
opment time. Today, formal verification is mostly used for this purpose, that is
mathematically-based techniques for proving or disproving the correctness of a
property in a system [4, 5]. Investigations show that the design errors which were
exposed in the aforementioned applications had been revealed if formal verifi-
cation had been utilized. In formal verification, initially, the desired property
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to be verified is identified. Then, an abstract model of the system including the
surrounding environment is built. Finally, the parts of the system that are inter-
esting w.r.t the property are identified, and it is mathematically shown whether
the property holds in the region of interest. Hence, the final result after verifying
a system could be either yes, i.e., the system satisfies the given property, or no,
i.e., the system does not satisfy the given property. Consequently, the goal is to
design a control function that that restricts the system’s behavior towards all the
given desired properties.
1.3 Supervisory Control Theory
Basically, there are two conceivable ways of designing a control function: man-
ually based on verification or automatically based on synthesis. In the verifi-
cation method a control function candidate is designed manually in a fashion
that supposedly controls the system in an appropriate manner. This is then ver-
ified towards some desired properties and if the result is satisfactory the control
function design is finished. Preferably, the verification should give a hint about
problems with the current control function so that the designer will have a better
understanding of what needs to be changed. The verification method could be
useful for applications, where changes are not applied frequently, e.g., micro-
controllers. However, for applications, where the control function needs to be
modified frequently due to changes to the system, the verification method could
be quite time consuming. For instance, in a car manufacturing system, each time
a new model is going to be produced, since much of the work is done on-line on
the shop-floor, the production is down during the control function implementa-
tion. There are different tools such as UPPAAL [6] and KRONOS [7] that are
based on the described verification procedure.
In the synthesis method, the above process is automated. Based on the spec-
ifications of the desired system behavior, synthesis generates a control function
that makes sure the system does not violate the specifications. Naturally, synthe-
sis can be carried out in different ways. For instance, it is possible to synthesize a
control function that restricts the system more than necessary, which is typically
not desired. In 1987, Ramadge and Wonham proposed a conceptual framework
called supervisory control theory (SCT) for DES [8]. They showed that given a
system, referred to as the plant and some desired properties, referred to as the
specifications, there exists a control function, referred to as the supervisor, which
is minimally restrictive. The supervisor is minimally restrictive in the sense that
it restricts the plant only when it is necessary without violating the specifications.
They also proposed a method to automatically synthesize such a supervisor. SCT
has been applied to different domains such as manufacturing systems [9, 10], ve-
hicular traffic [11], logistics [12], and communication networks [13, 14]. There
are different tools such as Supremica [15] and TCT [16] that are based on the
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SCT for generating control functions. In this thesis, we aim to compute con-
trol functions for DES and TDES, based on the SCT. Despite many benefits that
can be gained by utilizing SCT, still, the control functions are mostly designed
manually in the industry.
1.4 Challenges
In the following, we discuss some of the existing challenges in the SCT.
1.4.1 Supervisor Representation
The SCT is based on state-transition models; but industrial people are used to
other representations such as sequential function charts (SFCs), ladder diagrams,
Gantt charts, and PERT charts, that are exploited to represent the control func-
tions. Specifically, the interpretation of a control function represented by a large
and cluttered state-transition model requires the maintenance personnel to have
other skills than are common today.
1.4.2 Qualitative and Quantitative Analysis
Conventional SCT is not defined for TDES. To this end, researchers proposed
different approaches to, based on the SCT, perform qualitative analysis on TDES
[17–20]. Most of these approaches are based on discrete time. There also ex-
ists many models and implementations that are suitable for quantitative analysis,
most of them based on continuous time [21–25]; yet there are few works consid-
ering both the qualitative and quantitative aspects of TDES.
1.4.3 Computational Complexity
The complexity of a system represented by a state-transition model is often mea-
sured by its number of states, referred to as state space. The state space of a sys-
tem grows exponentially by the addition of new components to the system. Since
most of the industrial systems consist of many components, they include a huge
state space, sometimes 10100 states or even more. Obviously, representing and
enumerating such state spaces explicitly is more or less impossible both in terms
of time and memory. To tackle this problem, the state space can be represented
symbolically (implicitly), which in many cases results in a smaller representation
of the state space. Symbolic representation implies that the state space is de-
scribed by means of logic constraints and special data structures, which makes
it possible to simultaneously perform operations on a set of states, rather than a
single state. One such powerful data structure is called binary decision diagram
(BDD) that is used to symbolically represent Boolean functions [26]. It has been
7 1.5. CONTRIBUTIONS
shown that BDD-based algorithms can improve the efficiency of computing con-
trol functions dramatically. For instance, in [27] the supervisor of a system with
more than 10200 states was computed in a few minutes. However, in many cases
it is quite complicated to represent models by BDDs and perform all the com-
putations purely on these data structures, especially, with the introduction of
time.
1.5 Contributions
The aforementioned challenges have been tackled in this thesis, which has lead
to the following contributions:
C1: Symbolic representation of extended finite automata (EFAs), finite au-
tomata extended with discrete variables, and their full synchronous com-
position operator, based on BDDs.
C2: Symbolic representation of timed extended finite automata (TEFAs), EFAs
extended with discrete-values clocks, and their full synchronous compo-
sition operator, based on BDDs. This contribution mainly considers the
symbolic representation of time without including tick events.
C3: Symbolic computation of the supervisor of TDES, modeled by TEFAs,
based on BDDs.
C4: Identification of a subset of the states belonging to the supervisor as the
basic state sets. Based on the basic state sets, some logical conditions, re-
ferred to as guards, are automatically generated. The guards express under
which conditions an event is allowed to occur to fulfill the specifications.
C5: Symbolic computation of the basic state sets, using BDDs; and simplifi-
cation of the guards, by utilizing the structure of the model and applying
different heuristic techniques.
C6: Representation of a modular supervisor for a system that is modeled by
TEFAs. The supervisor is modular in the sense that it is represented by the
original TEFAs restricted by the computed guards.
C7: All algorithms are developed, implemented, and verified in Supremica [15,
28–30], a software tool for automatic verification, synthesis and simulation
of DES.
In Table 1.1, the relationship between the main contributions and each of the
mentioned challenges, i.e., supervisor representation (SR), qualitative and quan-
titative analysis (QQA), and computational complexity (CC), is illustrated. Fur-
ther, the table shows in which appended papers the challenges are addressed and
the contributions are presented.
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Table 1.1: Illustration of the relationships: challenges – main contributions – appended
papers.
Challenge
SR QQA CC
C
o
n
tr
ib
u
tio
n
C1 Paper 2
C2 Paper 3 Paper 3
C3 Paper 4 Paper 4
C4 Paper 1
C5 Paper 1 Paper 1
C6 Paper 2
C7 Paper 1-4
1.6 Outline
The thesis is divided in two parts. Part I provides introductory chapters that
present background and context of the appended papers in Part II. The papers in
Part II constitute the base of this thesis. A list of references is included at the
end of Part I and at the end of each paper presented in Part II. All the proofs of
the propositions, lemmas, and theorems in Part I are included in the appended
papers in Part II.
Chapter 2 describes the modeling formalisms, deterministic finite automata
and timed extended finite automata, which we used to model the systems. In
Chapter 3, the supervisory control theory of both untimed discrete event systems
and their timed extension are explained. Chapter 4 gives an overview of the
symbolic data structures, i.e., binary decision diagrams, that are used to perform
the analysis. Chapter 5 includes an illustrative and an industrial case study. A
summary of the scientific papers, appended in Part II, is provided in Chapter 6.
Finally, Part I is concluded in Chapter 7.
Chapter 2
Modeling Formalisms
When it comes to analysis and control of discrete event systems (DES), us-
ing appropriate modeling formalisms for representing the system’s behavior is
a dilemma. The appropriate choice highly depends on the objectives of the anal-
ysis. There are various modeling formalisms used to model DES such as finite
automata [31, 32], Petri nets [33], process algebra [34, 35] and logic-based mod-
els [36].
Since automata are intuitive, easy to use, suitable for analysis and applicable
to composition operations, they are used quite often for modeling, compared to
other formalisms. In this work, automata are used to model DES. The main rea-
son for this choice, is that automata conform well with supervisory control theory
(discussed in Chapter 3), as they were used originally in [8]. In addition, to im-
prove the expressiveness and compactness of the models, we use an extended
variant of ordinary automata, where discrete-value variables and clocks are in-
troduced to the model. In this work, we are interested in deterministic systems,
and thus all models that are used in this work are considered to be deterministic.
Remark (SOS-notation). A notation that will be used frequently is the SOS-
notation (Structured Operational Semantics) [37]. The notation premise
conclusion should
be read as follows: if the proposition above the “solid line” (premise) holds, then
the proposition under the fraction bar (conclusion) holds as well.
2.1 Finite Automata
A finite automaton (FA) is a state transition system or a state machine, formally
defined as below.
Definition 2.1 Finite Automaton
A finite automaton (FA) is a 4-tuple (Q,Σ, 7→, Q0) where
- Q is a finite set of states;
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- Σ is a nonempty finite set of events;
- 7→⊆ : Q× Σ×Q is a transition relation; and
- Q0 ⊆ Q is a set of initial states.
The set of events Σ is sometimes referred to as the alphabet of the automaton.
The notation |Q| denotes the number of states of the automaton. For an event σ,
a source-state q and a target-state q´, a transition (q, σ, q´) ∈7→ is written q σ7→ q´,
which means that by the occurrence of σ, the system evolves from q to q´. A state
q is said to be reachable if the automaton can evolve into q by a number of event
executions, starting with an initial state.
Definition 2.2 Deterministic Finite Automaton (DFA)
An FA (Q,Σ, 7→, Q0) is deterministic if there only exists a single initial state, i.e.,
Q0 = {q0}; and
∀q ∈ Q :
q
σ
7→ q´ ∧ q
σ
7→ q`
q´ = q`
.
Informally, by executing an event at any state of a DFA, the next state can be
determined. Hence, in a DFA, the transition relation will be a function. In the se-
quel, where ever we mention “automaton”, we refer to deterministic automaton.
For an automaton A, we use ΓA(q) to denote all the events in A that are
enabled from state q. Formally, ΓA(q) = {σ ∈ Σ | ∃q´ ∈ QA : (q, σ, q´) ∈7→A}.
We also use the notation QσA to represent all the states in A, where event σ is
enabled, i.e., QσA = {q ∈ QA|σ ∈ ΓA(q)}.
It is often easier to model complex systems modularly, in a structured way,
by a number of automata. The global behavior of a modular model can be repre-
sented by composing the automata. The composition of two automata is defined
by the full synchronous composition (FSC) operator ‖ [38]. In FSC, the shared
events must be executed by all automata synchronously, while other events are
executed independently.
Definition 2.3 Full Synchronous Composition (FSC)
For k = 1, 2, consider two DFAs Ak = (Qk,Σk, 7→k, {q0k}). The full syn-
chronous composition (FSC) of A1 and A2, denoted by A1‖A2, is an automaton
A = (Q,Σ, 7→, {q0}), where
- Q = Q1 ×Q2,
- Σ = Σ1 ∪ Σ2,
- the transition relation 7→⊆ Q × Σ × Q is defined based on the following
rules:
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(a) σ ∈ Σ1 ∩ Σ2:
(q1, σ, q´1) ∈7→1 ∧ (q2, σ, q´2) ∈7→2
((q1, q2), σ, (q´1, q´2)) ∈7→
,
(b) σ ∈ Σ1\Σ2:
(q1, σ, q´1) ∈7→1 ∧ q2 ∈ Q2
((q1, q2), σ, (q´1, q2)) ∈7→
,
(c) σ ∈ Σ2\Σ1:
(q2, σ, q´2) ∈7→2 ∧ q1 ∈ Q1
((q1, q2), (q1, q´2)) ∈7→
,
- q0 = (q01, q
0
2).
In the above definition, Σ1\Σ2 denotes the set operation relative complement,
indicating all the events that are included in Σ1 but are not included in Σ2. FSC
can indeed be extended to multiple automata [38]. After the composition, the
size of A1‖A2, in the worst case, is the product of the sizes of A1 and A2. For
the most, not all of these states are reachable–the size of A1‖A2 can even be
smaller than both A1 and A2–but the growth of the state-space can be consider-
able. This effect is particularly prominent when many automata are composed,
in which the size of the state-space easily becomes unmanageable, a problem
commonly referred to as the state space explosion problem. This is the problem
that is tackled by representing the automata symbolically using binary decision
diagrams, discussed in Chapter 4.
To show how a system can be modeled by FAs, let us take a look at an
example, which is an extended version of the railroad example in [39].
EXAMPLE 2.1 Railroad Crossing
Consider a one-way railroad that crosses a one-way road, shown in Figure 2.1.
It is desired to develop a control system that closes the gate when it receives a
signal indicating that a train is approaching, and opens the gate when it receives
a signal indicating that it has crossed the road and no other train has approached
the crossing again. Furthermore, there exists a warning light on the road that
has a reasonable distance to the crossing, indicating that a train is crossing the
road to warn the drivers to slow down. The control system should only switch
the light when the gate is closed and switch it off when the gate is opened. This
CHAPTER 2. MODELING FORMALISMS 12
road
gate
train
signal “approach” signal “exit”
warning light
Figure 2.1: Railroad crossing example.
system can be modeled by four DFAs
TRAIN = ({far , near , in}, {approach, enter, exit}, 7→1, {far}),
GATE = ({up, down}, {lower, raise}, 7→2, {up}),
WARNINGLIGHT = ({off , on}, {switch_off, switch_on}, 7→3, {off }),
CONTROLLER = ({l0, . . . , l5}, {approach, lower, switch_off,
switch_on, exit, raise}, 7→4, {0}),
where their corresponding transition relations are depicted in Figure 2.2.
The states of the DFA representing the train (Figure 2.2a) have the following
intuitive meaning: in state far the train is not close to the crossing, in state near
it is approaching the crossing and has just sent a signal to notify this, and in
state in it is at the crossing. The states of GATE and WARNINGLIGHT have
the obvious interpretation. The DFA CONTROLLER (Figure 2.2d) will evolve
from state l0 to l1 when the event approach occurs. At state l1, the controller
closes the gate by sending the signal lower to the gate, ending up in state l2, and
turns the warning light on by sending the signal switch_on to the warning light,
ending up in state l3. When the event exit occurs, the train has left the crossing,
ending up in state l4. If at this moment, another train approaches the crossing,
the controller will not open the gate and will evolve to state l3; otherwise it opens
the gate by sending the signal raise and turns off the warning light by sending
the signal switch_off.
The global behavior of the system can be observed by synchronizing the
automata: TRAIN‖GATE‖WARNINGLIGHT‖CONTROLLER. By consid-
ering the following two transitions in the synchronized DFA, it can be revealed
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far near
in
approach
enterexit
(a) TRAIN.
up
down
lower raise
(b) GATE.
off
on
switch_on switch_off
(c) WARNINGLIGHT.
l0 l1
l2l3l4
l5
approach
lower
swtich_on
exit
approach
raise
switch_off
(d) CONTROLLER.
Figure 2.2: DFAs modeling the railroad crossing example.
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that the system suffers from a design flaw:
((far , up, off , l0), approach, (near , up, off , l1)) and
((near , up, off , l1), enter, (in, up, off , l1)).
“At state (in , up, off , l1) the gate is about to close (by executing the event lower),
while the train is (already) at the crossing, which can cause collision. In fact, the
basic concept of the design is correct if and only if closing the gate does not
take more time than the train needs to get to the crossing once it sends the signal
approach” [39]. Such real-time constraints cannot be formulated by DFAs and
will be the main motivation of introducing timed extended finite automata.
2.2 Timed Extended Finite Automata
In some cases, modeling complex systems with DFAs can lead to incompact and
intractable models for the users. One way to obtain more compact models is by
introducing variables to the model. Naturally, physical signals that are stored in
memories or sent between controllers can be modeled as global variables. For
instance, a convenient way to model sensors and actuators is by using variables.
Also, systems that have a buffer-resembling behavior can be easily modeled by
variables. To this end, a new modeling formalism called Extended Finite Au-
tomaton (EFA), was presented in [40]. An EFA is an augmentation of an FA with
a finite set of discrete-valued variables. The variables appear in the transitions
of the automata as either logical conditions, called guards, or updating function,
called actions. A transition in an EFA is enabled if and only if its corresponding
guard formula is satisfied; and when a transition is taken it may be followed by
updates of variables defined by the associated actions. We model DES by using
EFAs.
However, in order to model TDES, EFAs are not complete models to repre-
sent timing properties. To this end, we introduce timed extended finite automaton
(TEFA), which is an EFA, augmented with a finite set of discrete-valued clocks.
Intuitively, a clock in a TEFA is a discrete variable in the sense of EFAs, re-
stricted by some rules, mentioned later. The time implicitly elapses only at loca-
tions, whereas the transitions occur instantaneously with zero delay. It is worth
to mention that by disregarding the clocks from TEFAs, the remaining formal
discussions on TEFAs are equivalent to EFAs, and thus, in the following, we
only discuss TEFAs.
Definition 2.4 Timed Extended Finite Automaton
A timed extended finite automaton is a 10-tuple
TE = (L,DV , C,Σ,→, Inv , L0, DV0, Lm, Dm),
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where
- L is a finite set of locations,
- DV = DV1 × . . . × D
V
n is the domain of n variables V = {v1, . . . , vn},
where DVi is a finite set of integers,
- C is a finite set of p discrete valued clocks {c1, . . . , cp},
- Σ is a nonempty finite set of events,
- →⊆ L× GC × Σ× G ×A× L is the transition relation,
- Inv : L→ gC, is an invariant-assignment function,
- L0 ⊆ L is a set of initial locations,
- DV0 = DV01 × . . .×D
V0
n is a set of initial values of the variables,
- Lm ⊆ L is a set of marked locations that are desired to be reached, and
- Dm = DVm ×DCm is a set of pairs of marked valuations of the variables
and clocks.
In addition to DV , we also define DC representing the domain of the p clocks.
Later we will explain how the domain of a clock is defined and show that it is
finite. The global variable domain denoted by DV∪ is the set that contains the
values of all variables, defined formally as:
DV∪ =
n⋃
i=1
DVi .
The global clock domain denoted byDC∪ is defined similarly. The largest value in
DV∪ and DC∪ is denoted by µmaxV and µmaxC , respectively. If a variable exceeds
its domain, the result is not defined, and from an implementation point of view,
it is upon the developer to decide how to implement such cases. For instance,
the program can give the user a warning. In our implementation, values outside
the domain will be ignored and will not be included in our computations. In
contrast to variables, it is assumed that if a clock ci reaches its maximum value,
it will keep its value until it is reset. For a clock ci, this behavior is modeled by
a saturation function ̺i : N→ DCi :
̺i(x) =

0 if x < 0
x if 0 ≤ x < µmaxCi
µmaxCi if x ≥ µmaxCi
,
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where N is the set of natural numbers. The function ̺ : Np → DC is used to
saturate the current value of all clocks.
The elements G and A are the sets of guards (conditional expressions) and
action functions, respectively. In the TEFA framework, an arithmetic expression
ϕ is formed according to the grammar
ϕ := ν | v | c | (ϕ) | ϕ+ ϕ | ϕ− ϕ | ϕ ∗ ϕ | ϕ/ϕ | ϕ%ϕ,
where v ∈ V , c ∈ C, ν ∈ DV∪ ∪ DC∪, and % is the modulo operator. We use ϕV
to denote an expression that does not contain any clocks and thus ν ∈ DV∪ . A
variable evaluation for a variable vi ∈ V is a function µVi : vi → DVi , assigning
a value to the variable. A clock evaluation µCi : ci → DCi is defined similarly.
A set of evaluations for all variables and clocks is represented by µV and µC ,
respectively.
A guard g ∈ G is a propositional expression formed according to the gram-
mar
g := (g) | gV ∧ gC | gV ∨ gC,
where gV ∈ GV and gC ∈ GC are guards that are based on regular variables and
clocks, respectively,
gV := ϕV < ϕV | ϕV ≤ ϕV | ϕV > ϕV | ϕV ≥ ϕV | ϕV == ϕV |
(gV) | gV ∧ gV | gV ∨ gV | ⊤ | ⊥,
gC := c < ω | c ≤ ω | c > ω | c ≥ ω | c == ω | (gC) | gC ∧ gC | ⊤ | ⊥,
where ⊤ and ⊥ represent Boolean logic true and false, respectively, and
ω ∈ DC∪. This implies that clocks can only be compared to constants. All
nonzero values are considered as ⊤. The semantics of a guard g is specified
by a satisfaction relation |=, indicating the pair of variable and clock evaluations
(µV , µC) for which guard g is ⊤. It is written (µV , µC) |= g.
An action a ∈ A is a tuple of functions:
a = (aV , aC) = ((aV1 , . . . , a
V
n), (a
C
1 , . . . , a
C
p)).
A variable action aVi : DV ×DC → DVi is a function that updates a variable; and
a reset action aCi : DC → 0 is a function that only resets a clock. Hence, for a
variable, the action is formed as vi = ϕ and for a clock it is formed as ci = 0.
An action function ai that does not update a variable or clock is denoted by ξ,
which is later used in the synchronization process to determine the updated value
of vi. Function Inv assigns to each location a location invariant that constrains
the amount of time that may be spent in the location. Specifically, the location
should be left before the invariant becomes invalid. Semantically, this situation
causes time evolution to halt. Intuitively, if a location invariant consists of a less
than relation, the invariant can be considered as a deadline.
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The clocks can be seen as regular variables that are synchronized with a
global digital clock. The clocks will evolve implicitly at the locations, each time
the global clock “ticks”. In other words, all clocks evolve synchronically at rate
one. The value of a clock denotes the amount of time that has been elapsed since
its last reset. Potentially, the clocks in C can have an infinite domain because
the time will elapse forever. Nevertheless, based on the following argument a
finite domain can be considered for each clock. Among the possible values of
a clock, only a subset is relevant: those that can impact the guards’ evaluations.
For instance, for a guard c1 ≤ 4, the values above 4 will all have the same impact
on the guard; thus the relevant values of c1 is {0, . . . , 5}. Considering µlargestCi
to be the largest constant in the model (including all guards), which the clock ci
is compared to, the domain of the clock ci is DCi = {0, 1, . . . , µlargestCi + 1}.
Thus, µmaxCi = µlargestCi + 1. Consequently, the domain of the clocks DC =
DC1 × . . .×D
C
p will be finite.
For a variable vi, DV0i consists of the initial values of vi. Since TEFAs are
specifically designed to conform to the supervisory control theory (described in
Chapter 3), it becomes natural to include a set of marked location and values in
the tuple of definition of a TEFA. If the set of marked locations, evaluations of a
variable or a clock is empty, then the entire domain is considered as marked.The
states of a TEFA is defined as Q ⊆ L × DV × DC . The state for a location ℓ,
variable evaluations µV , and clock evaluations µC is represented as 〈ℓ, µV , µC〉.
Based on the states of a TEFA, a state transition system can be defined.
Definition 2.5 State Transition System of a TEFA
Let TE = (L,DV , C,Σ,→, Inv, L0, DV0, Lm, Dm) be a TEFA. Its correspond-
ing state transition system (STS), denoted by STS(TE ) = (Q,Σ, 7→, Q0, Qm),
is a 5-tuple where
- Q = L×DV ×DC is a finite set of states,
- Σ is a set of events,
- 7→⊆ Q × Σ × Q is an explicit state transition relation defined by the fol-
lowing rule:
(l, σ, g, a, l´) ∈→ ∧ (µV , µC) |= g ∧ (µV , µC) |= Inv(l)
(〈l, µV , µC〉, σ, 〈l´, aV(µV , µC), aC(µC)〉) ∈7→
; (2.1)
- Q0 = L0 ×DV0 × 0p is a set of initial states (0p is a p-tuple of zeros),
- Qm = Lm × Dm is a set of marked states, i.e., the states that are desired
to end up in.
Indeed an STS is a FA with marked states. We deliberately use this new termi-
nology to avoid confusions.
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As mentioned earlier, we are only interested in deterministic systems.
Definition 2.6 Deterministic TEFA
A TEFA is deterministic if its corresponding STS is deterministic (based on Def-
inition 2.2).
In the sequel, where ever we mention “TEFA”, we refer to deterministic TEFA.
Remark (Nonzenoness). We have omitted requirements on the definition nec-
essary for executability. From every reachable state, the TEFA should admit the
possibility of time to diverge. For example, the automaton should not enforce
infinitely many events in a finite interval of time. A TEFA satisfying this opera-
tional requirement is called non-zeno [39].
Similar to DFAs, FSC can be defined for TEFAs, referred to as extended FSC
(EFSC). For a model with a number of TEFAs, we assume that the variables V
and clocks C are all global, i.e., they are shared between the TEFAs, and that the
clocks evolve synchronously with the same rate.
Definition 2.7 Extended Full Synchronous Composition
Consider the following two TEFAs
TE k = (Lk, D
V , C,Σk,→k, Invk, L
0
k, D
V0, Lmk , D
m),
for k = 1, 2. The Extended Full Synchronous Composition (EFSC) of TE 1 and
TE 2, denoted by TE 1‖TE 2, is defined as
TE 1‖TE 2 = (L,D
V , C,Σ,→, Inv, L0, DV0, Lm, Dm),
where
- L = L1 × L2,
- Σ = Σ1 ∪ Σ2:
- the transition relation→⊆ L×GC ×Σ×G×A×L is defined as follows,
→= {(l, σ, g, a, l´) | ∀(l, σ, g, aˆ, l´) ∈⇀:
∀i ∈ {1, . . . , |V|} :
(aˆi = ξ ∧ ai = vi)∨
(aˆi 6= ξ ∧ ai = aˆi)}, (2.2)
where
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(a) σ ∈ Σ1 ∩ Σ2:
(l1, σ, g1, a1, l´1) ∈→1 ∧ (l2, σ, g2, a2, l´2) ∈→2
((l1, l2), σ, g, aˆ, (l´1, l´2)) ∈⇀
such that,
* g = g1 ∧ g2,
* For i = 1, . . . , |V|,
aˆVi =

aV1,i if aV1,i = aV2,i
aV1,i if aV2,i = ξ
aV2,i if aV1,i = ξ
ξ otherwise
,
where aVk,i is the action function belonging to →k, updating the
i-th variable, and aˆC is defined exactly as aˆV but on clocks,
(b) σ ∈ Σ1\Σ2:
(l1, σ, g1, a1, l´1) ∈→1 ∧ l2 ∈ L2
((l1, l2), σ, g1, a1, (l´1, l2)) ∈⇀
,
(c) σ ∈ Σ2\Σ1:
(l2, σ, g2, a2, l´2) ∈→2 ∧ l1 ∈ L1
((l1, l2), σ, g2, a2, (l1, l´2)) ∈⇀
,
- ∀(l1, l2) ∈ L : Inv(l1, l2) = Inv(l1) ∧ Inv(l2),
- L0 = L01 × L
0
2, and
- Lm = Lm1 × L
m
2 .
Intuitively, in (2), an action function of form aˆi = ξ indicates that variable vi
keeps its current value. Similar to the proof in [38], it can be proved that the
EFSC operator is both commutative and associative and can be extended to mul-
tiple TEFAs. Note that, in the case of multiple TEFAs, the transition relation ⇀
in (2) refers to all TEFAs. In other words, ⇀ should first be computed for all
TEFAs and then replace ξ with the current value. In the above definition, also
observe that when the action functions of TE 1 and TE 2 explicitly try to update
a shared variable to different values, we assume that the variable is not updated.
It can indeed be discussed whether such a transition should be executed, never-
theless, such a situation is usually a consequence of bad modeling.
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EXAMPLE 2.2 Timed Railroad Crossing
Recall Example 2.1, and the issue of not being able to specify real-time con-
straints. Let us assume that a train does not exceed a certain maximum speed.
For each component, the following timing properties are considered:
TRAIN The train needs more than 2 minutes to reach the crossing after sending
the approach signal; and it leaves the crossing 5 minutes after approaching
it, at the latest.
GATE Lowering the gate takes at most 1 minute, and raising it takes at least 1
and at most 2 minutes.
CONTROLLER When the controller receives the signal approach, after ex-
actly 1 minute it will close the gate by sending the signal lower. After
receiving the exit signal, the controller raises the gate only if another train
does not approach the crossing within 1 minute.
This timed system can be modeled by the following TEFAs
Train = ({far , near , in}, ∅, {c1}, {approach, enter, exit},→1, Inv1,
{far}, ∅, {far}, ∅),
Gate = ({up, comingdown, down, goingup}, ∅, {c2},
{lower, closed, raise, opened},→2, Inv2, {up}, ∅, {up}, ∅),
Controller = ({l0, . . . , l3}, {0, 1}, {c3}, {approach, lower, exit, raise},→3,
Inv3, {0}, {0}, {0}, {0}),
where their corresponding transition relations and invariants are depicted in Fig-
ure 2.3. The invariants are illustrated by putting guards in the locations and a
marked location is illustrated by a double line around the location. Compared
to the DFA in Figure 2.2, it can be observed that the events switch_off and
switch_on have been modeled by a variable switch with domain {0,1}, where
values 0 and 1 correspond to events switch_off and switch_on, respectively.
In the TEFA GATE, clock c1 is set to zero on the occurrence of event lower
and thus measures the elapse of time since that occurrence. Hence, the invariant
c1 ≤ 1 at location comingdown models the fact that the time delay between the
occurrence of event lower and the change to location down is at most 1 minute.
Note that this would not have been established by putting a guard c1 ≤ 1 on
the transition (comingdown, closed , down), as the value of c1 would not refer
to the time of occurrence lower. Similarly, the invariant c1 ≤ 2 at location
goingup indicates that raising the gate takes at most 2 minutes. No constraints
are imposed on the residence time for locations up and down, i.e., Inv1(up) =
Inv1(down) = ⊤.
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In the TEFA TRAIN, on approaching the gate, clock c2 is reset, and only if
c2 > 2 is the train allowed to enter the crossing.
The TEFA of the controller is depicted in Figure 2.3c and is forced to send
the signal lower to the gate exactly after 1 minute after the train has signaled its
approaching. In location l3, the invariant c3 ≤ 1 indicates that if no other train
comes within 1 minute, the signal raise should be sent to the gate.
The synchronized TEFA GATE‖TRAIN‖CONTROLLER represents the
global behavior of the system. From the definition of STS (2.5), the reachable
states of the synchronized model is a subset of
{far , near , in} × {up, comingdown, down, goingup} × {l0, . . . , l3}×
{0, . . . , 6} × {0, . . . , 3} × {0, . . . , 2} × {0, 1},
where {0, . . . , 6}, {0, . . . , 3}, {0, . . . , 2}, and {0, 1} correspond to the domains
of c1, c2, c3, and switch, respectively. Note that in the synchronized TEFA, the
location (in, up, l1) is not reachable. In this location, the train is at the crossing
while the gate is open. The location can only be reached when c1 > 2, but as c1
and c3 are reset at the same time (on entrance of the preceding location), c1 > 2
implies c3 > 2, which is impossible due to l1’s invariant c3 ≤ 1.
2.3 Related Work
In model checking, a well-known modeling formalism that is used to model real-
time applications, is timed automata (TAs) [21]. A timed automaton is a finite
automaton extended with a finite set of real-valued clocks. Automated analysis
of timed automata relies on the construction of a finite quotient of the infinite
space of clock valuations. In an extended version, TAs can also include integer
variables, denoted as ETAs [41]. Syntactically, TEFAs and ETAs are quite sim-
ilar, however, from a semantical point of view, TEFAs are specifically designed
to conform with the supervisory control theory. The main difference is how the
composition operator is defined for TEFAs and TAs. In TEFAs, full synchronous
composition is considered, where the synchronization is performed on all shared
events and variables. In particular, two transitions can only be synchronized
if both are labeled with the same shared event and if the guards are satisfied,
while in TAs they also introduce a new type of events called urgent channels that
can be taken as soon as they are enabled. Furthermore, the variable updates are
treated differently. For a more elaborate and verbose exposition of TAs and their
composition operator, refer to [41].
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(b) GATE.
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exit
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raise
switch = 0
(c) CONTROLLER.
Figure 2.3: TEFAs modeling the timed railroad crossing example.
Chapter 3
Supervisory Control Theory
In 1987, Ramadge and Wonham showed that, for a DES, given a set models rep-
resenting the behavior of the system, plant, and some desired properties, spec-
ification, there exists a unique control function, referred to as supervisor, that
restricts the plant towards the specification, only when it is necessary. They
called such a supervisor minimally restrictive. The main feature of a minimally
restrictive supervisor is that it contains all the possible solutions a plant can be
safely restricted towards the given specifications. This solution can later be used
for quantitative analysis as well, such as time optimization. Later, they proposed
a framework called supervisory control theory (SCT) [8], which is a mathemat-
ical framework for formal reasoning about supervision of systems modeled as
DES. Traditionally, in SCT, a DES is based on formal languages, modeled by
DFAs, and thus all the theory is defined on such models. In this chapter, in
order to obtain compact models, we discuss how DES can also be modeled by
EFAs. The supervisor will then be computed by transforming the EFAs to their
corresponding FAs and applying conventional SCT.
However, the correct behavior of many real-time systems such as air traf-
fic control systems and networked multimedia systems depends on the delays
between events. Consequently, the researchers started to propose different ap-
proaches to apply SCT to TDES. There have been many attempts to model TDES
and generalize SCT considering the real-time aspects [42]. These works can be
divided into two categories; they are either based on continuous time or discrete
time. In continuous time, the time is represented as real values while in discrete
time, it is represented as integers. The question of which one to choose to model
the systems is highly dependent on the structure of the specific applications and
the properties that we want to check. For instance, in a manufacturing cell, where
the components are synchronized by a PLC, discrete time is adequate to model
the system and express most of its timing properties. A comparison between
continuous and discrete time, according to their complexity and expressiveness,
can be found in [43, 44]. In this thesis, we merely focus on discrete time.
The most settled framework, where SCT has been applied to TDES is a work
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carried out by Brandin and Wonham in 1994 [17], where a TDES is modeled
by timed transition models (TTMs) [45]. In this framework, it is assumed that
there exists a global digital clock. Furthermore, lower and upper time bounds
are associated to the events to restrict their occurrence time points. To be able to
apply the theory to TTMs, they transform such models to FAs by introducing a
special event called tick , which represents the passage of time, and is generated
by the global clock.
Similarly, in our framework, we model TDES by TEFAs; and in order to
apply SCT, we transform the TEFAs to their corresponding EFAs by introducing
a tick event to the model. Note that in this manner, we do not need to directly
define SCT for TEFAs and thus refer all the formal discussions about SCT on
TEFAs to [17].
Finally, in this chapter, we discuss how the computed supervisor can be rep-
resented modularly by generating guards based on the states of the computed
supervisor and attach them to the original models, in order to restrict their be-
haviors towards the specifications. Representing the supervisor modularly can
be beneficial in cases where the supervisor consists of a large number od states.
3.1 SCT of Untimed DES
In this section, we describe the main concepts of SCT, defined for untimed DES.
Figure 3.1 shows the feedback loop in the SCT. The plant spontaneously gener-
ates events in Σ that the supervisor can enable or disable as a function f(·) of the
earlier behavior of the plant (the observed sequence of events). As assumed ear-
lier, the plant is modeled by DFAs. In [46], it was shown that the FSC operator
can be used to model the supervision. That is, the supervisor can be considered
as an automaton too. For example, when a supervisor S supervises a plant P ,
the behavior that S tries to enforce is P‖S. Notably, if S is not designed prop-
erly, some parts of the plant may not be susceptible to the control imposed by
S, so the actual behavior may be another. This is the reason why S should be
synthesized using formal methods that guarantee that S does not try to control
parts of the plant that can not be controlled or, in other words, that the closed
loop behavior really is P‖S. In this work, we assume that the supervisor always
refines the plant, that is, S = P‖S. We refer to the states of the supervisor as
safe states and denote it by Qsafe .
The supervisor decides to enable or disable events based on a given speci-
fication in terms of an automaton. It is also possible to explicitly specify some
states in the plant or the specification as explicitly forbidden states, that are states
where the system should not end up in. As pointed out earlier, for real systems,
modeling the plant or the specification as a single automaton may become very
large and complex. Therefore, the plant and specification are typically modeled
as a set of sub-plans P1, P2, . . . and sub-specifications Sp1, Sp2, . . ., and thus the
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f(·)Σ
Figure 3.1: The feedback loop in the SCT.
plant and the specification will be represented by the composition of their sub-
components, i.e., P = P1‖P2‖ . . . and Sp = Sp1‖Sp2‖ . . .. For a composed
automaton, a state is explicitly forbidden if at least one of its sub-states is explic-
itly forbidden in its corresponding automaton.
Controllability
In general, it is reasonable to assume that some events in the plant are not sus-
ceptible to disablement by a supervisor. For example, the plant may sometimes
act randomly or have internal doings that the supervisor can have no influence
on. To incorporate this, the SCT introduces the notions of controllable and un-
controllable events. Controllable events can be disabled by the supervisor while
uncontrollable can not.
It is important that the supervisor is controllable, meaning that while it re-
stricts the plant towards the specification, it never tries to disable uncontrollable
events. To this end, the alphabet Σ of the plant is divided into two disjoint sets of
controllable events Σc and uncontrollable events Σu. Controllability, is assumed
to be universally defined, that is, if an event σ is controllable in one automa-
ton it is controllable in all other automata that consider that event. In figures,
uncontrollable events are prefixed by an exclamation mark “!”.
The formal definition of controllability is defined as follows.
Definition 3.1 Controllability
Let G and K be two DFAs. A state (p, q) ∈ QG ×QK is controllable if,
∀σ ∈ Σu : σ ∈ ΓG(p)⇒ σ ∈ ΓG‖K((p, q)).
K is controllable with respect to G if, for every state (p, q) that is reachable in
G‖K it holds that (p, q) is controllable.
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Intuitively, K is controllable with respect to G if, in any reachable state in the
composition, the enabled uncontrollable events in G are also enabled in G‖K.
For the event to be enabled in G‖K, it must not be disabled in the corresponding
state of K. That is, the event must either be enabled in the current state of K or
not even present in the alphabet of K, in which case that event can be thought of
as enabled in all states of K.
Nonblocking
Even though a supervisor is controllable, it is not necessarily very useful. The
supervisor guarantees that the plant does not violate the specification, however,
the case may be that the supervisor restricts the plant from doing what it was
supposed to do. For instance, the supervisor may allow the plant to get stuck
somewhere, referred to as deadlock, or end up in a loop from which it can not
get out, referred to as livelock. To care of this, states of particular interest in the
plant and in the specification can be marked, denoted by Qm. The idea, then, is
to design the supervisor so that it always allows the plant to reach at least one of
the states that both plant and the specification have marked. Such a supervisor is
called nonblocking, which in SCT is a property that a supervisor should have.
In the following, the definition of the nonblocking property is given.
Definition 3.2 Nonblocking
Let G be a DFA. A state q ∈ QG is said to be nonblocking if, starting from q at
least a marked state belonging to Qm could be reached. G is nonblocking if, for
every state q that is reachable, it holds that q is nonblocking.
That is, an automaton is nonblocking when “all” reachable states can continue
to reach some marked state. In a composed automaton, a state is marked if all
its sub-states are marked in their corresponding automata. Essentially, the non-
blocking states can be computed by taking the intersection between the reachable
states and coreachable states, which are the states from which a marked state can
be reached by a number of event executions.
Minimally Restrictiveness
A careful reader may have realized that there does not exist a unique controllable
and nonblocking supervisor. It is possible to supervise one and the same system
in many different ways. More specifically, it is possible to design a controllable
and nonblocking supervisor that restricts the plant more than necessary. It is nat-
ural to regard a supervisor that restricts the plant at little as possible, referred to as
a minimally restrictive1 supervisor. Designing a minimally restrictive supervisor
1In some literature, it is also called maximally permissive, supremal, or optimal.
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has several advantages. It gives the designers all the possible ways they can con-
trol a system, which could be beneficial from different perspectives. Especially,
in this work, since we deal with timed systems, the supervisor will include some
timing information, which can later be used for timing analysis. For instance,
we may want to minimize the total time it takes to reach a marked state from
any state in the supervisor. One way to this, is to have all possible solutions and
select the proper ones.
In this thesis, we are interested in computing the unique controllable, non-
blocking, and minimally restrictive supervisor, from now on, shortly “supervi-
sor”.
3.1.1 DES Modeled by EFAs
So far, we have assumed that DES are modeled by FAs. It is also possible to
model DES by EFAs that also include discrete-valued variables. The main ben-
efit of using EFAs, as a modeling tool, is that the values of the variables in state
transitions can be hidden, yielding compact models.
In the previous section, we explained the conventional SCT on DES modeled
by FAs, where their transition relations are represented explicitly by their states
and events. Hence, the theoretical framework of the conventional SCT cannot
be directly applied to EFAs, where the states are implicitly represented in the
models. The SCT can be applied to EFAs in two ways: 1) define a new theoretical
framework for EFAs that conforms with the conventional SCT, or 2) transform
the EFAs to their corresponding STS, i.e., FAs, and then apply the conventional
SCT.
In [47], a theoretical framework is proposed, where SCT can be applied di-
rectly on EFAs. They symbolically compute the supervisor directly based on the
EFAs by performing algebraic operations.
In this work, we follow the second approach, by transforming the EFAs to
FAs having the same properties. In this way, by showing the correctness of
the correlation between EFAs and FAs, the conventional SCT can be directly
applied. Furthermore, FAs can easily be transformed to BDDs, described in
Section 4.2.1, which are the symbolic representation used in this work. In Paper
2, it is shown how EFAs can be directly converted to BDDs, representing the
corresponding FAs of the EFAs.
Transformation of EFAs to FAs
A single EFA can be directly transformed to FA by computing its corresponding
STS, based on Definition 2.5. GivenN EFAs E1, . . . , EN , the global behavior of
the system can be obtained by computing the corresponding STS ofE1‖ . . . ‖EN .
One could say why not transform each EFA to its corresponding STS and apply
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the FSC defined for FAs. However, in this way, the global behavior will not be
the same:
STS(E1‖ . . . ‖EN ) 6= STS(E1)‖ . . . ‖STS(EN ). (3.1)
This is because of the special treatment of the update of variables defined in the
EFSC operator on EFAs (Definition 2.7). For instance, if a variable is not up-
dated on a transition or if its action conflicts with an action on another transition,
it is considered that the variable will keep its current value. Intuitively, the shared
variables interact via the EFSC and can via their action functions exchange in-
formation during the synchronization process. To obtain the corresponding FAs,
access to all guards and updating actions is needed. If we transform interacting
EFAs separately to FAs, information is lost. The transformation must consider
all components simultaneously.
In [40], it was shown how N EFAs with n variables can be transformed to N
location FAs and n variable FAs, where:
STS(E1‖ . . . ‖EN) = A1‖ . . . ‖AN+n.
However, it has been observed that this transformation procedure can be very
time consuming, especially, for models with many guards and actions [48]. In
Paper 2, it is explained how EFAs are transformed to FAs, based on a similar
approach to [40], but on the symbolic level using BDDs. The symbolic transfor-
mation will in most of the cases resolve the transformation issue in [48].
Basically, the transformation algorithm collects the information stored in the
guards and actions, and builds two kinds of automata variable automata and lo-
cation automata. The variable automata model the updating of the variables in
all EFAs, and the location automata have the same structure as the original ex-
tended automata without considering the action functions. The composed model
of all variable automata, denoted as AV , will model the updating of all variables
simultaneously. We denote the location automaton of an EFA by Aloc .
HavingN = N1+N2 EFAs, withN1 sub-plantsEP1 , . . . , EPN1 and aN2 sub-
specifications ESp1, . . . , ESpN2 , the corresponding plant FA AP and specification
FA ASp can be computed as follows:
AP = A
loc
P1
‖ . . . ‖AlocPN1
‖AV ,
ASp = A
loc
Sp1
‖ . . . ‖AlocSpN2
‖AV .
Consequently, based AP and ASp , the conventional SCT can be applied to the
model. Recall that this procedure is performed symbolically using BDDs.
3.2 SCT of Timed DES
As stated earlier, we model TDES by TEFAs. In Section 3.1.1, we showed how
SCT can be applied to EFAs by transforming them to their corresponding FAs.
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In order to apply SCT to TEFAs, we transform TEFAs to EFAs by introducing
an event tick that will be be treated in a special manner.
3.2.1 Transformation of TEFAs to EFAs
As mentioned earlier, the evolvement of the clocks occur implicitly by the global
digital clock. However, to addapt TEFAs to the conventional SCT, we need to
have an explicit representation of the clocks. In particular, we need to somehow
consider the global clock in the models. The global clock can be imagined as a
function tickcount : R+ → N,
tickcount(t) = n, n ≤ t < n+ 1,
where R+ = {t ∈ R|t ≥ 0} is the set of positive real values. Consequently,
the temporal resolution available for modeling purposes is thus just one unit of
clock time. For a TEFA, this behavior, can be represented by an EFA (consisting
of only regular variables) by introducing an additional event tick as in [45]. The
event tick occurs exactly at the real time moments, which can be imagined to be
generated by the global clock. In Paper 3, it is shown how a TEFA can be trans-
formed to its corresponding EFA, referred to as the tick -EFA. In the following,
we briefly describe the transformation procedure.
Initially, the event tick is added to the alphabet of the TEFA. For each clock
c in the model with maximum value µmax, the clock is considered as a regular
variable with domain {0, . . . , µmax}. For each invariant-free location l in the
TEFA, the following transitions are added:
(l, tick , c < µmax, c := c+ 1, l) and
(l, tick , c ≥ µmax, c := c, l).
This transition extension is performed for all clocks in the TEFA.
In the existence of an invariant for l, it should not be possible to execute the
tick event if the invariant is not satisfied. For instance, if the location l has an
invariant c ≤ 3, only a transition (l, tick, c < 3, c := c + 1, l) should be added.
Note that in the new tick transition, c ≤ 3 has been changed to c < 3; because
based on the invariant semantics, c should not evolve when value 3 is reached.
In general, a location l with invariant Inv(l) can be described by the following
tick transition,
(l, tick, Înv(l), c := c+ 1, l),
where Înv(l) is obtained by replacing all terms in form of c < ω, c ≤ ω, and
c == ω appearing in Inv(l) with c < ω − 1, c ≤ ω − 1 and c == ω − 1,
respectively.
In the next section, we describe how the tick event is treated from an SCT
point of view.
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3.2.2 Controllability of TDES
We base the theory of controllability for the tick -based models on the framework
in [49], where the event tick is treated in a special manner.
A new category of events that arises naturally in the presence of timing is
the forcible events, Σf ⊆ Σ\{tick}. A forcible event is one that can preempt
a tick of the global clock. If at a given state of the plant, a tick and one or
more forcible events are enabled, then the SCT permits the effective erasure of
tick from the current list of enabled events. Notice that a forcible event may
be controllable or uncontrollable; a forcible event that is uncontrollable cannot
be directly prevented from occurring by disablement. By the given description
of forcible events, the status of tick lies intuitively between ’controllable’ and
’uncontrollable’: no technology could ’prohibit’ tick in the sense of ’stopping
the clock’, although a forcible event, if it is enabled, may preempt it. However,
to simplify terminology, in [49], tick is considered to be controllable.
To define controllability for the tick models, the definition of controllability
of untimed DES (Definition 3.1) is extended. Let G and K be two DFAs. A state
(p, q) ∈ QG ×QK is controllable if,
-
(
ΓG‖K((p, q)) ∩ Σ
f
)
6= ∅, then
∀σ ∈ Σu : σ ∈ ΓG(p)⇒ σ ∈ ΓG‖K((p, q)),
-
(
ΓG‖K((p, q)) ∩ Σ
f
)
= ∅, then
∀σ ∈
(
Σu ∪ {tick}
)
: σ ∈ ΓG(p)⇒ σ ∈ ΓG‖K((p, q)).
Thus, K controllable means that an event σ (in the full alphabet Σ including
tick ) may occur in G‖K if σ is currently enabled in G and either (i) σ is uncon-
trollable, or (ii) σ = tick and no forcible event is currently enabled in G‖K. The
effect of the definition is to allow the occurrence of tick (when it is enabled in
G) to be ruled out of G‖K only when a forcible event is enabled in G‖K and
could thus (perhaps among other events in Σ\{tick}) be relied on to preempt it.
Notice, however, that a forcible event need not preempt the occurrence of com-
peting non-tick events that are enabled simultaneously. In general the model will
leave the choice of tick-preemptive transition nondeterministic. In the sequel,
we refer to the states that become uncontrollable due to the elimination of tick ,
as timed uncontrollable states.
Notice that the introduction of the event tick will not impact the ’nonblock-
ing’ definition for untimed DES (Definition 3.2).
In the following, we show an example taken from [49].
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EXAMPLE 3.1 Endangered Pedestrian
Consider two TEFAs, shown in Figure 3.2a and 3.2b, representing a bus and a
pedestrian. The TEFA BUS has a clock c1 with domain {0, 1, 2, 3} and PED has
a clock c2 with domain {0, 1, 2}. The bus can make a single transition pass be-
tween the activities ’approaching’ and ’gone by’, and the pedestrian may make
a single transition jump from ’road’ to ’curb’. We assume that the events jump
and pass are controllable and uncontrollable, respectively. In addition, we as-
sume that jump is a forcible event. Suppose it is required that the pedestrian be
saved, such that she jumps before the bus passes. The specification automaton of
this requirement is shown in Figure 3.2c.
To apply the SCT of timed DES to this example, we first transform the TEFAs
to their corresponding tick -EFAs, shown in Figure 3.3. Next, we transform the
EFAs to DFAs.
a
c1 ≤ 2
g
pass
c1 == 2
(a) The TEFA BUS.
r c
jump
c2 ≥ 1
(b) The TEFA PED.
s0 s1 s2
jump pass
(c) The specification SPEC.
Figure 3.2: The TEFAs representing the plant and specification of Example 3.1.
Figure 3.4 shows the corresponding DFA of BUS‖PED‖SPEC. In the DFA,
a state is represented as 〈(lBUS, lPED), (µC1 , µC2)〉. For brevity, we have not included
the location names of the specification in the figure. It can be observed that state
〈(a, r), (2, 2)〉 is uncontrollable because at this state the uncontrollable event
pass is enabled in the plant (the transition of BUS) but not in BUS‖PED‖SPEC.
By removing this state, the supervisor is obtained. Notice that removing this
state will disable the tick event at 〈(a, r), (1, 1)〉, however, since the event jump
is forcible it can preempt the tick .
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a g
tick
c1 < 2
c1 = c1 + 1
pass
c1 == 2
tick
c1 < 3
c1 = c1 + 1
tick
c1 ≥ 3
c1 = c1
(a) The tick -EFA of BUS.
r c
tick
c2 < 2
c2 = c2 + 1
tick
c2 ≥ 2
c2 = c2
jump
c2 ≥ 1
tick
c2 < 2
c2 = c2 + 1
tick
c2 ≥ 2
c2 = c2
(b) The tick -EFA of PED.
s0 s1 s2
tick
jump
tick
pass
tick
(c) The tick -EFA of SPEC.
Figure 3.3: The corresponding tick -EFAs of the TEFAs in Figure 3.2.
〈(a, r), (0, 0)〉 〈(a, r), (1, 1)〉 〈(a, r), (2, 2)〉
〈(a, c), (1, 1)〉 〈(a, c), (2, 2)〉
〈(g, c), (2, 2)〉〈(g, c), (3, 2)〉
tick tick
jump jump
tick
pass
tick
tick
Figure 3.4: The corresponding DFA of BUS‖PED‖SPEC.
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3.3 Synthesis
As stated earlier, the process of automatically computing the supervisor is called
synthesis. Generally, the synthesis can be performed in two ways: monolithic
or structural. In monolithic synthesis, a first candidate of the supervisor is ob-
tained by computing the composed automaton P ‖ Sp, which we refer to as S0
in the sequel. After the synthesis procedure, the forbidden states are removed
from S0, yielding the safe states [8, 50]. Having the safe states, the automaton
representing the supervisor can be constructed. It is also possible to exploit the
structure of the sub-plants and sub-specifications by considering the modularity
properties of the system or using abstraction techniques [51–55]. This can im-
prove the synthesis task considerably, because such algorithms usually cope with
a smaller number of states. In this work, we compute the supervisor based on
the monolithic approach. However, we will later show how we can represent the
supervisor modularly by employing the monolithic supervisor.
Typically, the synthesis procedure is performed by fixed point computations,
that is, starting from a set of states, extend the set iteratively with new states until
a fixed point is reached, where no new states can be found. In the following, we
first describe the conventional fixed point computations performed on untimed
models. In the next part, we show how the fixed point computations can be
modified to conform to the SCT for TDES.
Algorithm 1: SAFESTATESYNTHESIS
Input: A set of forbidden states Qx
Output: The safe states
1 i← 0;
2 Qx0 ← Q
x;
3 repeat
4 i← i+ 1;
5 Q′ ← RESTRICTEDBACKWARD(Qm , Qxi−1);
6 Q′′ ← UNCONTROLLABLEBACKWARD(Q\Q′);
7 Qxi ← Q
x
i−1 ∪Q
′′ ;
until Qxi = Qxi−1;
8 return RESTRICTEDFORWARD(Qxi );
3.3.1 Untimed DES
Given an STS, modeled by FAs or EFAs, Algorithm 1 shows a simple algorithm
for computing the safe states [27] for an untimed DES. The algorithm starts with
a set of forbidden states Qx, which is the union of the explicitly forbidden states
and the initially uncontrollable states that can be computed based on Definition
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3.1. Then, Qx is iteratively extended by adding all states that can reach the
forbidden states or the non-coreachable states in an uncontrollable manner until
a fixed point is reached. To obtain a supervisor that only consist of reachable
states, based on the extended set of forbidden states, a reachability computation
is performed (Algorithm 4), finding all reachable states that do not contain any
forbidden state. Note that based on SCT, a supervisor that contains unreachable
states can also be considered as a correct supervisor, however, we remove the
unreachable states for the purpose of this work, described later. The set Q is the
universal set, that is, the cross product of all automata.
Algorithm 2 computes the set of coreachable states by avoiding any forbidden
states given as input.
Algorithm 3 computes the set of states that can reach a set of forbidden states,
given as input, by only executing uncontrollable events, yielding the uncontrol-
lable states. In particular, if a state is forbidden in S0, then all ingoing transitions
to this state should be removed. Hence, if one of the ingoing transitions includes
an uncontrollable event, it will be removed while the plant can execute it, which
is the definition of an uncontrollable state.
Given a set of states W ⊆ Q, the set-based operator Image(W, 7→) computes
the set of states that can be reached by executing one transition, formally defined
as:
Image(W, 7→) , {q´ ∈ Q|∃q ∈ W : (q, σ, q´) ∈7→}. (3.2)
The operator PreImage(W, 7→) computes the set of states that, by one transition,
can reach a state in W , formally defined as below:
PreImage(W, 7→) , {q ∈ Q|∃q´ ∈ W : (q, σ, q´) ∈7→}. (3.3)
The transition relation 7→S0 represents the entire transition relation of S0, while
u
7→S0 includes only those transitions that consider the uncontrollable events.
Algorithm 2: RESTRICTEDBACKWARD
Input: A set of marked states Qm, and a set of forbidden states Qx
Output: The coreachable states
1 i← 0;
2 Q0 ← Q
m\Qx;
3 repeat
4 i← i+ 1;
5 Qi ← (Qi−1∪ PreImage(Qi−1, 7→S0))\Qx;
until Qi = Qi−1;
6 return Qi;
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Algorithm 3: UNCONTROLLABLEBACKWARD
Input: A set of forbidden states Qx
Output: The uncontrollable states
1 i← 0;
2 Qx0 ← Q
x;
3 repeat
4 i← i+ 1;
5 Qxi ← Q
x
i−1∪ PreImage(Qxi−1,
u
7→S0);
until Qxi = Qxi−1;
6 return Qxi ;
Algorithm 4: RESTRICTEDFORWARD
Input: A set of initial states Q0, and a set of forbidden states Qx
Output: The reachable states
1 i← 0;
2 Q0 ← Q
0;
3 repeat
4 i← i+ 1;
5 Qi ← (Qi−1∪ Image(Qi−1, 7→S0))\Qx ;
until Qi = Qi−1;
6 return Qi;
EXAMPLE 3.2
Consider a plant and a specification, shown in Figure 3.5, for which we will
synthesize a supervisor. The alphabet of each automaton is its corresponding
events shown in the figure. The only marked state in the system is s3, which is
illustrated by a double-line around the state. By convention, all states in the plant
are supposed to be implicitly marked.
We apply Algorithm 1 to this example. As stated earlier, a fist candidate of
the supervisor is the composed automaton S0 = P ‖ SP, shown in Figure 3.5c.
Initially, the system has one uncontrollable state (p6, s2), which will be the input
to the algorithm, i.e., Qx = Qx0 = {(p6, s2)}. In this state the uncontrollable
event u2 is blocked by the supervisor, while it is enabled by the plant. In the first
iteration, the sets Q′, Q′′, and Qx1 are,
Q′ = RESTRICTEDBACKWARD({(p4, s3)}, {(p6, s2)}) =
{(p4, s3), (p1, s1), (p0, s0), (p2, s2)},
Q′′ = UNCONTROLLABLEBACKWARD({(p6, s2), (p5, s2), (p3, s1)}) =
{(p1, s1), (p6, s2), (p5, s2), (p3, s1)},
Qx1 = Q
x
0 ∪Q
′′ = {(p1, s1), (p6, s2), (p5, s2), (p3, s1)}
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Since Qx0 6= Qx1 , a fixed point has not been reached, and thus another iteration
of SAFESTATESYNTHESIS will be carried out:
Q′ = RESTRICTEDBACKWARD({(p4, s3)}, Qx1) =
{(p4, s3), (p0, s0), (p2, s2)},
Q′′ = UNCONTROLLABLEBACKWARD({(p1, s1), (p6, s2), (p5, s2), (p3, s1)}) =
{(p1, s1), (p6, s2), (p5, s2), (p3, s1)},
Q2x = Q
1
x ∪Q
′′ = {(p1, s1), (p6, s2), (p5, s2), (p3, s1)}.
At this step, a fixed point is reached because Qx1 = Qx2 .
By performing RESTRICTEDFORWARD(Qx2) and removingQx2 from the reach-
able states in S0, the safe states are computed, yielding:
Qsafe = {(p4, s3), (p0, s0), (p2, s2)}.
The supervisor is shown in Figure 3.5d.
For a more formal and detailed explanation of the conventional supervisory syn-
thesis, refer to [50, 56, 57].
3.3.2 Timed DES
As pointed out in Section 3.2.2, the nonblocking analysis of TDES is exactly
the same as for the untimed DES, described in the previous section. We will
thus explain how the fixed point computation UNCONTROLLABLEBACKWARD
(Algorithm 3) can be modified to conform with the definition of controllability
of TDES. In particular, in addition to the uncontrollable states caused by uncon-
trollable events, we also need to find the timed uncontrollable states.
Algorithm 5 shows how the uncontrollable states computed in Algorithm 3
are extended with the timed uncontrollable states. The transition functions tick7→S0
and f7→S0 , represent the transitions in S0, which only include tick and forcible
events, respectively. Given a set of states W ⊆ Q; Disabled(W, 7→) computes
the states that are not among the source-states of 7→, formally defined as below:
Disabled(W, 7→) , {q ∈ W | 6 ∃(q, σ, q´) ∈7→}. (3.4)
In line 5, PreImage(Qxi−1,
tick
7→S0) computes the set of states that can reach a
state in Qxi−1 by executing a tick event. Among these states, those that do not
have an outgoing forcible event are the timed uncontrollable states, QtimedUnc .
Notice that the initially uncontrollable states that will be passed to SAFES-
TATESYNTHESIS (Algorithm 1) should also include the initially timed uncon-
trollable states.
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p0
p1 p2
p3 p4 p5
p6
e1 e3
!u1
e2 e4
e6
e5
!u2
(a) Plant P.
s0
s1 s2
s3
e1 e3
e2 e4
(b) Specification SP.
(p0, s0)
(p1, s1) (p2, s2)
(p3, s1) (p4, s3) (p5, s2)
(p6, s2)
e1 e3
!u1
e2 e4
e6
e5
(c) S0 = P‖SP.
(p0, s0) (p2, s2) (p4, s3)e3 e4
(d) The supervisor.
Figure 3.5: The plant, the specification, the composed model, and the supervisor for
Example 3.2.
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Algorithm 5: TICKUNCONTROLLABLEBACKWARD
Input: A set of forbidden states Qx
Output: The uncontrollable states
1 i← 0;
2 Qx0 ← Q
x;
3 repeat
4 i← i+ 1;
5 QtimedUnc ← Disabled(PreImage(Qxi−1,
tick
7→S0) ,
f
7→S0);
6 Qxi ← Q
x
i−1∪ PreImage(Qxi−1,
u
7→S0) ∪ QtimedUnc;
until Qxi = Qxi−1;
7 return Qxi ;
Tick Elimination
The tick models suffer from a major problem. The state size is very sensitive
to the clock frequency: a tick event must be associated with the passage of each
unit of time. As the clock frequency increases, so must the number of tick events.
As a consequence, performing reachability analysis based on tick models usually
needs many iterations in the fixed point computations. In addition, as we will see
in Chapter 4, in a BDD-based approach, the intermediate BDDs representing the
reachable states can be very big, causing state space explosion. In the following,
we explain how the iterations caused by the tick event can be eliminated to tackle
the aforementioned issues.
Consider a TDES modeled by TEFAs. The idea lies in the fact that time
cannot be stopped. In tick-EFAs, this indicates that all the tick transitions will
eventually occur, unless there exists a location invariant. For instance, consider
two clocks with domains {0, . . . , 3} and {0, . . . , 5} and assume 〈ℓ, 1, 2〉 is the
current state of the system. The sequence of the states that can be reached by the
tick event is:
〈ℓ, 1, 2〉
tick
7→ 〈ℓ, 2, 3〉
tick
7→ 〈ℓ, 3, 4〉
tick
7→ 〈ℓ, 3, 5〉.
Since all tick transitions will eventually occur, it can be directly computed that
when the state 〈ℓ, 1, 2〉 is reached, the states {〈ℓ, 2, 3〉, 〈ℓ, 3, 4〉, 〈ℓ, 3, 5〉} are also
reachable. Given a set of states W ⊆ Q, we define the set-based operator
TimedImage(W ) as below:
TimedImage(W ) , {〈l, µV , µ´C〉 | ∀〈l, µV , µC〉 ∈ W :
∀d ∈ DC∪ : µ´
C = ̺(µC + d)}, (3.5)
where µC + d = (µC1 + d, . . . , µCp + d). Essentially, the TimedImage opera-
tor represents the time evolution. Similarly, we define TimedPreImage(W ) as
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below:
TimedPreImage(W ) , {〈l, µV , µ´C〉 | ∀〈l, µV , µC〉 ∈ W :
∀d ∈ DC∪ : µ´
C = ̺(µC − d)}. (3.6)
For brevity and simplicity, we write (q, σ, Q´) to denote a number of explicit
transitions {(q, σ, q´1), . . . , (q, σ, q´m)}, where Q´ = {q´1, . . . , q´m}. Based on the
TimedImage operator, we propose the following definition.
Definition 3.3 Reachability Transition Relation
For a TEFA with transition relation →, its corresponding reachability transition
relation, denoted by֌, is defined as below,
(l, σ, g, a, l´) ∈→ ∧ (µV , µC) |= g ∧ µC |= Inv(l)
(〈l, µV , µC〉, σ, Q´) ∈֌
, (3.7)
where
Q´ = {q´ | ∀q´ ∈ TimedImage({〈l´, aV(µV , µC), aC(µC)〉}) : q´ |= Inv(l´)}.
Consequently, by using ֌ in a fixed point computation, (as the transition rela-
tion passed to the Image and PreImage operators), rather than transitions based
on tick-EFAs:
1. a number of states can be reached with a single iteration, compared to the
tick transitions, where multiple iterations are required (multiple calls of
Image and PreImage operators);
2. usually the corresponding BDD of a set of states becomes smaller than the
intermediate BDDs resulted after executing a tick transition.
The elimination of the tick event will not impact the correctness of the fixed point
computations related to the nonblocking property. However, for controllability,
since TICKUNCONTROLLABLEBACKWARD is based on the tick event, we need
a new way to compute the timed uncontrollable states.
By looking at Figure 3.6, we explain how the timed uncontrollable states can
be computed, based on the reachability transition relation. The figure shows a
sample path of S0, starting from state 0, executing some events s and reaching
state 1, and by the occurrence of some tick events, it will end up in state 7,
which is assumed to be forbidden due to some reason, e.g., uncontrollability.
Let us assume that the event σf is the only forcible event going out among the
states 2-7. Based on TICKUNCONTROLLABLEBACKWARD, it can be deduced
that the timed uncontrollable states for this example are states 5 and 6. Since
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7 is forbidden, it should be removed, causing state 6 to be uncontrollable and
removing state 6 will cause state 5 to be uncontrollable. Notice that removing
state 5 will not make state 4 uncontrollable because it has an outgoing forcible
event. Also observe that the outgoing transitions from states 2 and 3 will not
impact the timed uncontrollability. The general procedure of finding the timed
uncontrollable states can be described as follows. For a forbidden state, say qx,
find the closest state, say qf , that can reach the forbidden state by executing a
number of tick events (in the figure, this state is 4). The timed uncontrollable
states are then
(
TimedPreImage({qx})\TimedPreImage({qf})
)
\{qx}. For this
example, we have {1, . . . , 7}\{1, . . . , 4}\{7} = {5, 6}. Observe that since the
timed uncontrollable states should eventually be removed from S0, we can in-
clude the forbidden state qx in the set of timed uncontrollable states, yielding
TimedPreImage({qx})\TimedPreImage({qf}.
Based on the aforementioned reasoning, in Paper 4, it is shown how the timed
uncontrollable states can be computed according to a new fixed point algorithm.
0 1 2 3 4 5 6 7s tick tick tick tick tick tick
σf
Figure 3.6: A sample path of S0.
3.4 Supervisor Representation
So far, we have discussed how the supervisor is “computed” as a monolithic
automaton. The next concern is how to “represent” the supervisor. This issue
can be treated from two different perspectives: modeling and implementation.
Modeling
A typical issue that arises, when modeling a system modularly based on conven-
tional SCT, is that for large and complex systems, representing the supervisor
monolithically, may become untractable for the designers. More specifically, the
designers retrieve the final supervisor as a black box, without clearly understand-
ing why some events become disabled after the synthesis. Furthermore, after the
synthesis, the designers will end up in a different scope, starting by a modular
representation and ending in a monolithic one. This could be cumbersome if the
designers later on desire to make some certain modifications in the specification.
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Implementation
From another point of view, implementing a huge monolithic supervisor in a
hardware may require more memory than available. Typically, a modular super-
visor consumes less memory in a controller. The reason is that the synchroniza-
tion will be performed online in the controller, see [57–59], which will alleviate
the problem of exponential growth of the number of states in the synchronization.
In addition, in industry, the controller is typically implemented based on other
representations such as sequential final charts (SFCs), ladder diagrams, Gantt
charts, and PERT charts, where the controller is mainly represented as logical
constraints. Hence, to implement a monolithic supervisor in a controller, one
should transform some parts of the automaton to logical constraints, which may
not be straightforward.
To tackle the aforementioned issues, in this section, we discuss how the
monolithic supervisor can be represented modularly by extracting guards from
the safe states and restricting the plant by adding the guards to the original mod-
els. In this way,
1. the designers will remain in the modular scope, which makes it possible
to easily perform modifications on the resulting supervisor, e.g., changing
the specification,
2. it becomes possible to implement the supervisor in a modular manner,
which could especially be beneficial for hierarchial approaches,
3. the final representation will be closer to the one typically used in the in-
dustry for implementing a controller.
The guards are generated based on the computed supervisor, discussed in the
following.
3.4.1 Representing the Supervisor as Guards
Recall that the supervisor influences the plant by preventing it to execute some
events in its current state, in order to avoid violations on the given specification.
Accordingly, at any state in S0, an event is either allowed or forbidden to occur,
in order to end up in a state of the supervisor. It is also possible that the execution
of an event at a state does not affect the synthesis result, e.g., if the state is not
reachable. For each event σ, we can thus generate a guard based on the states
of the DFA representing the supervisor, indicating when σ is allowed to be exe-
cuted. Our goal is to make the generated guards as compact and comprehensible
as possible for the designers.
Concerning the states that are retained or removed after the synthesis pro-
cedure, for each event σ, three basic state sets can be considered that form the
basis for generating the guard:
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1. the states, where σ must be enabled in order to end up in states that belong
to the supervisor,
2. the states, where σ must be disabled in order to avoid ending up in states
that were removed after the synthesis procedure,
3. the states, where enabling or disabling σ does not make any changes in the
final supervisor.
In the sequel, each state set will be described formally and in more detail. In the
following definitions, we use S to denote the DFA representing the supervisor.
Definition 3.4 Forbidden state set, Qσf
Forbidden state set, Qσf , is the set of states in the supervisor where the execution
of σ is defined for S0, but not for the supervisor:
Qσf = {q ∈ Q
safe | σ ∈ ΓS0(q) ∧ σ 6∈ ΓS (q)}.
Definition 3.5 Allowed state set, Qσa
Allowed state set, Qσa , is the set of states in the supervisor where the execution
of σ is defined for the supervisor:
Qσa = {q ∈ Q
safe | σ ∈ ΓS (q)}.
Notice that, if Qσa is restricted to a smaller set, the guard generated from this state
set will disable σ on transitions where the target-state has been retained after the
synthesis procedure; characterizing a supervisor which is not minimally restric-
tive. On the other side, if Qσa is extended to a larger set, the generated guard will
let σ to be executed on transitions, where the target-state has been removed after
the synthesis procedure; characterizing a supervisor, which might be blocking or
uncontrollable. In other words, for each event σ ∈ Σ, Qσa represents the set of
states where event σ must be allowed to be executed in order to end up in states
belonging to the supervisor (an analogous argument can be given for Qσf ). A
similar explanation can be given for Qσf .
In order to obtain compact and simplified guards, inspired from the Boolean
minimization techniques, we determine a set of states where executing σ will not
impact the result of the synthesis and utilize these states to minimize the guards,
referred to as the don’t care states. The formal definition of don’t care states
is given below. In the following, for a state set Qα, the complement of Qα is
denoted as C(Qα) = Q\Qα.
Definition 3.6 Don’t-care state set, Qσdc
Don’t-care state set,Qσdc, is the set of states where event σ could either be enabled
or disabled, without having any impact on the supervisor. It is formally defined
as Qσdc = C(Q
σ
a ∪Q
σ
f ).
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From Definition 1.2 and Definition 1.1 it can be concluded that for a given event
σ, the states that can impact the supervisor are only the states where σ must be
allowed, Qσa , or forbidden, Qσf , to occur and the remaining states can be consid-
ered as don’t-care. It can also be shown that Qσdc = C(Qσ)∪C(Qsafe); the proof
is included in [60].
Guard generation
Recall that a system can be modularly modeled as a number of sub-plants and
sub-specifications, which together form N automata A1, . . . , AN . Hence, a state
qS0 ∈ QS0 , is an N-tuple (qA1 , . . . , qAN ). For an event σ, the guard Gσ : QA1 ×
QA2 × . . .×QAN → B is desired:
Gσ(qA1 , . . . , qAN ) =

⊤ (qA1, . . . , qAN ) ∈ Q
σ
a
⊥ (qA1, . . . , qAN ) ∈ Q
σ
f
don′t care otherwise
where B is the set of Boolean values. In particular, σ is allowed to be executed
from the state (qA1 , . . . , qAN ) if the guard is evaluated to ⊤.
Before showing how the guard is generated, we first show how a proposi-
tional formula representing a set of states can be computed. Let us assume that
a sub-state qAi belonging to a specific automaton Ai can be extracted from qS0
by the function Φ : (QA1 × QA2 × . . . × QAN ) × Ai → QAi . Let Qα ⊆ QS0 .
The following procedure shows how a propositional formula, representing Qα,
can be computed:
1. Introduce N new variables {qA1, qA2 , . . . , qAN} where DVi = QAi .
2. The corresponding propositional formula of Qα, PF(Qα), will be:
PF(Qα) :
∨
q∈Qα
 N∧
i=1
(
qAi == Φ(q, Ai)
) (3.8)
where == is the equality operator.
For the sake of brevity, having qkAi as a state belonging to Ai, we denote ¬(qAi =
qkAi) as (qAi 6= q
k
Ai
).
Definition 3.7 Size of a propositional formula
The number of equality terms, which has either the form (qAi = qkAi) or (qAi 6=
qkAi), in the propositional formula is referred to as the size of the formula. We
denote the size of a propositional formula p by |p|.
The guards can now be generated either based on Qσa denoted as Gσa , or based on
Qσf denoted as Gσf , by computing the corresponding propositional formulae, i.e.,
Gσa = PF(Qσa ) and Gσf = ¬PF(Qσf ).
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Guard Simplification
From a modeling perspective, a smaller formula would typically be more read-
able and comprehensible. Furthermore, in many cases, the generated guards can
be very big and memory-intensive, which could make it difficult to implement
them in a hardware with limited amount of memory, such as microcontrollers.
Our goal is to find the smallest guard. Inspired by minimization methods of
Boolean functions, simplified guards can be obtained by utilizing the don’t-care
states and applying some heuristic techniques. This minimization is performed
on the symbolic level, explained in Chapter 4. Since the minimization and specif-
ically the guard generation, are carried out on a symbolic level, some information
related to the structure of the automata may be lost. Sometimes, by utilizing the
structure of the system, the guards can be simplified. Here, we briefly describe
two heuristics that can be applied in an attempt to obtain smaller guards:
1. Complement states (CS): Consider an automaton consisting of statesQ and
let Qα ⊆ Q. By considering the fact that the corresponding propositional
formula of Qα can be represented in two ways; either directly based on Qα
or based on its complement C(Qα) = Q\Qα, we can make the conclusion
that
|C(Qα)| < |Qα| ⇒ |¬PF(C(Qα))| < |PF(Qα)|.
Informally, if the complement of Qα has less states than Qα itself, then the
propositional formula computed based on C(Qα) is smaller than the one
based on Qα.
2. Independent states (IS): Consider an example, where there exist 4 au-
tomata, and let assume that for event σ the following holds
Qσa = {(q
1
A1
, q1A2 , q
1
A3
, q1A4), (q
1
A1
, q3A2 , q
1
A3
, q1A4)},
Qσf = {(q
1
A1
, q2A2 , q
1
A3
, q2A4)}, and
Gσf = qA1 6= q
1
A1 ∨ qA2 6= q
2
A2 ∨ qA3 6= q
1
A3 ∨ qA4 6= q
2
A4.
An interesting feature about this example is that the sub-state q2A2 is not
included in Qσa . Thus, it suffices to merely include qA2 6= q2A2 in the guard
without concerning about the other terms. In other words, if qA2 = q2A2 , no
matter what the current states of the other automata are, event σ should be
disabled. In such a case, state q2A2 is called an independent state. It can be
concluded that if a state q ∈ Qσa ∪ Qσf includes an independent state qkAi ,
it suffices to merely include the term based on qkAi in the corresponding
propositional formula.
For a more detailed information about the simplification procedure and the sym-
bolic computations, refer to Paper 1.
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SimplifyingGσa by utilizing the don’t-care states and the heuristic techniques,
yields a new guard, which we refer to the allowed guard and denote it by Gσa .
Similarly, the forbidden guard Gσf can be defined.
Depending on the internal structure of a model, either the allowed or the
forbidden guard can be smaller. In the implementation both guards are computed
and the smallest one, referred to as the adaptive guard and denoted by Gσ⋆ , is
given to the designer.
Guard Attachment
To obtain a modular representation of the supervisor, the generated guards can
be attached to the original models. Since the supervisor merely can restrict
the plant’s controllable events, the guards are generated for controllable events.
Based on the following procedure, the supervisor can be represented as a number
of EFAs or TEFAs:
1. for each event σ ∈ Σc in the model, compute Gσ⋆ ,
2. for each automaton Ai, add variable qAi , holding the current state of the
automaton, to the model,
3. for each transition in automaton Ai, add an action function that updates
qAi to its new value, and
4. for each event σ ∈ Σc, attach Gσ⋆ to all transitions that include σ.
Note that if a transition in the original model contains a guard, then in the last
step the computed guard Gσ⋆ will be logically conjuncted with the existing guard.
We summarize this section by applying the above procedure to an illustrative
example.
EXAMPLE 3.3
Consider a resource booking problem where two “dumb” robots need to book
two resources in opposite order in order to carry out their tasks, shown in Figure
3.7. The resources can be considered as spatial zones that are going to be entered
by the robots. To avoid collisions, the robots should not occupy the zones simul-
taneously. Hence, each robot can enter a zone if it is not occupied. These zones
are shown by two shaded areas in the figure. The tasks of Robot 1 and Robot 2
are to reach Zone 2 and Zone 1, respectively. By assuming that the robots work
independently, the system will obviously stuck in a deadlock after that robot 1
and robot 2 have occupied zones 1 and 2, respectively. In such situation, robot 1
cannot enter Zone 2 because it is occupied by robot 2 and vice versa. We model
this example and compute the guards based on the monolithic supervisor.
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Robot A Robot B
Zone 1 Zone 2
Figure 3.7: A robot cell consisting of two robots that book two resources in opposite
order.
r10 r11 r12
R1bookZ1 R1bookZ2
(a) Sub-plant R1.
r20 r21 r22
R2bookZ2 R2bookZ1
(b) Sub-plant R2.
s10 s11
R2bookZ1 R1bookZ1
R1bookZ2
(c) Sub-specification Z1.
s20 s21
R1bookZ2 R2bookZ2
R2bookZ1
(d) Sub-specification Z2.
Figure 3.8: The automata modeling Example 3.3.
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We model the robots’ tasks as two sub-plants and the requirement of not
colliding as two sub-specifications, shown in Figure 3.8. All the events are con-
trollable. The reachable states of the composed automaton S0 is shown in Figure
3.9. We can observe that the state (r11, r21, s11, s21) is blocking. By removing
the blocking state from S0, the supervisor is obtained.
(r10, r20, s10, s20)
(r10, r21, s10, s21)
(r11, r21, s11, s21)
(r11, r20, s11, s20)
(r10, r22, s10, s20) (r12, r20, s10, s20)
(r11, r22, s11, s20) (r12, r21, s10, s21)
(r22, r22, s10, s20)
R2bookZ2 R1bookZ1
R1bookZ1
R2bookZ1
R2bookZ2
R1bookZ2
R1bookZ1 R2bookZ2
R1bookZ2 R2bookZ1
Figure 3.9: The composed automaton S0 for Example 3.3.
Let us compute GR1bookZ1f . For the event R1bookZ1, the forbidden state set
is QR1bookZ1f = {(r10, r21, s10, s21)}. Hence,
GR1bookZ1f = qR1 6= r10 ∨ qR2 6= r21 ∨ qZ1 6= s10 ∨ qZ2 6= s21,
where the size is 4. Since QR1bookZ1a = {(r10, r20, s10, s20), (r10, r22, s10, s20)},
we can conclude that s21 is an independent state. Thus, by applying the heuristic
rule, we obtain GR1bookZ1f = qZ2 6= s21. This shows that event R1bookZ1 is
not allowed to occur when the current state of automaton Z2 is s21, i.e., when
Robot 2 has booked Zone 1. Note that an alternative guard could be qR2 6= r21.
Similarly, the guards for the other events can be computed.
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3.5 Related Work
Beside SCT, there exist other methods and theories for generating control func-
tions for TDES. Among them, the one that is closely related to the SCT, is a
game-theoretic approach based on timed game automata (TGAs) [61]. In UP-
PAAL [6, 62], the most well-known model checking tool, TGAs are used to
model the systems. In this approach, the problem is modeled by two players,
where player 1 (considered as the controller) executes controllable events, and
player 2 (considered as the environment) executes uncontrollable events. The
goal is to find a strategy (can considered as the supervisor in the SCT context),
where player 1 should be guaranteed to reach a marked state, no matter what
player 2 does. There are three main differences between the game-theoretic ap-
proach and the SCT. First, the synthesis theory for TGAs is based on states, while
in SCT it is based on events. Second, in the SCT, it is guaranteed that a mini-
mally restrictive supervisor is computed, while in the TGA-based approach the
goal is find any strategy that ensures that a marked state is reached. Finally, in
the SCT, the plant and specification are modeled by different types of automata,
which will be the basis of the controllability definition, while the TGA-based
approach define the controllability merely on the events, independent of what
automata the uncontrollable events belong to. Hence, from a control point of
view, the SCT defines controllability in a more natural manner.
Chapter 4
Symbolic Representation and
Computation
As mentioned earlier, a system is typically modeled modularly by a number of
sub-plants and sub-specifications. The global model is then obtained by compos-
ing the models. Having N automata A1, . . . , AN , an upper bound for the number
of states in the composed model is ∏Ni=1 |QAi|, i.e., |QA1‖...‖AN | ≤ ∏Ni=1 |QAi |.
By assuming that each automaton consists of k states, the upper bound will be
kN . This clearly indicates that the number of states of the composed model grows
exponentially as the number of components increases. Therefore, the composed
model for industrial applications with many components, could end up in a huge
number of states, e.g., 1020 states. As a consequence, computing a supervisor
for such systems could be a very time consuming and memory intensive pro-
cess. In many cases, the number of states can exceed the amount of available
hardware memory, which is known as the state space explosion problem and is
the main complication when state-exploration methods are used for analysis of
systems. This problem becomes more acute when the states are represented and
enumerated explicitly, state by state.
Theoretically, the time complexity of synthesizing a nonblocking supervisor
for a system is NP-complete [63, 64]. Hence, an approach that can compute a
nonblocking supervisor in polynomial time is unlikely to be found. Neverthe-
less, various researchers have attacked this obstacle from different perspectives
[52, 53, 65–67]. These approaches can be divided into two main categories.
One way is to exploit the internal structure of the models such as modular and
compositional synthesis [51, 54, 55]. However, most of them work under some
preassumptions, which makes them unsuitable for our purposes such as guard
generation and timing analysis. Another approach is to represent the states sym-
bolically (or implicitly) by describing the state space and transitions by means
of logical constraints. The main difference between explicit and symbolic repre-
sentation is that in the former one the states are manipulated individually, while
in the latter one sets of states are manipulated simultaneously. In addition, sym-
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bolic computations are typically carried out more efficiently compared to the
explicit-state operations. It has been shown that symbolic techniques can allow
significant gains in the size of systems that can be handled [27, 68].
In this thesis, all computations are “purely” carried out symbolically using
binary decision diagrams (BDDs) [26], useful data structures for representing
Boolean functions. It has been shown that BDD-based algorithms can improve
the efficiency of synthesis dramatically [27, 30, 69]. For instance, in [27], the
supervisor of a transfer line example with more than 10200 states was synthesized
in few minutes.
4.1 Basics
Given a set of x Boolean variables B, a Boolean function f : Bx → B (B is the
set of Boolean values, i.e., 0 and 1) can be expressed using Shannon’s decom-
position [70]. This decomposition can be expressed by a directed acyclic graph,
called binary decision diagram (BDD), which consists of two types of nodes:
decision nodes and terminal nodes. A terminal node can either be 0-terminal or
1-terminal, which corresponds to the resultant value of the function, i.e. 0 or
1. Each decision node is labeled by a Boolean variable and has two edges to
its low-child and high-child, corresponding to assigning 0 and 1 to the variable,
respectively. The size of a BDD, denoted as |B|, refers to the number of decision
nodes.
Using Shannon’s decomposition [70], a BDD f can be recursively expressed
as below
f = (¬b ∧ f [0/b]) ∨ (b ∧ f [1/b]) for b ∈ B,
where f [0/b] and f [1/b] refer to assigning 0 and 1 to all occurrences of the
Boolean variable b, respectively. Furthermore, the notation f [b′/b] is used to
describe the result of substituting all free occurrences of b in f by b′.
A variable b1 has a lower (higher) order than variable b2 if b1 is closer (or
further) to the root and is denoted by b1 ≺ b2 (or b2 ≺ b1). If the variables in the
BDD follow a total order, i.e. all variables occur in the same order on all paths,
the BDD is called Ordered BDD (OBDD). The variable ordering will impact the
size of the BDD, however, finding an optimal variable ordering of a BDD is an
NP-complete problem [71]. To find the optimal variable ordering is out of the
scope of this thesis. In this work, all BDDs follow a fixed variable ordering,
described later.
A BDD that fulfills the following conditions is referred to as reduced BDD
(RBDD):
1. no two distinct decision nodes have the same variable name and low- and
high-children,
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2. no decision node has identical low- and high-children.
The BDDs in this work are assumed to be both ordered and reduced, called ROB-
DDs. ROBDDs provide compact and canonical (unique) representation for a
particular function and variable order [72]. Before reduction, the size of a BDD,
is always exponential in the number of Boolean variables. This does not apply
to ROBDDs, as they are sometimes reduced to “extremely compact” graphs.
Binary operations can be carried out efficiently on Boolean functions by
applying tree operations on their corresponding ROBDDs. A binary operator
< op > between two BDDs f and g can be computed as
f < op > g =
(
¬b ∧ (f [0/b] < op > g[0/b])
)
∨
(
b ∧ (f [1/b] < op > g[1/b])
)
.
If the operator is implemented based on dynamic programming, the time com-
plexity of the algorithm will be O(|f | · |g|). Beside the compactness and effi-
ciency of representing sets as BDDs, the set operations can also be simply im-
plemented by BDDs. For instance, let BDDs f and g represent two state sets Q1
and Q2, respectively. Then, Q1 ∪Q2 and Q1\Q2 can be computed by f ∨ g and
f ∧ ¬g, respectively. Note that the negation of a BDD is simply the substitution
of 0-terminal and 1-terminal.
An operation that is used extensively in reachability analysis is the existential
quantification operator over a Boolean variable b:
∃b : f = f [0/b] ∨ f [1/b].
The existential quantification can indeed be applied to a set of Boolean variables.
Intuitively, the effect is that the variable b will be eliminated from the graph.
For a more elaborate and verbose exposition of BDDs and the implementa-
tion of different operators, refer to [73, 74].
To summarize, the power of BDDs lies in their simplicity and efficiency to
perform binary operations, especially, when the BDDs have small sizes.
4.1.1 Characteristic Function
As stated earlier, in a symbolic representation, the computations are performed
on sets of states. To this end, characteristic functions are used to to represent the
corresponding BDDs of finite sets.
Definition 4.1 Characteristic function (CF)
Let Y be a finite set so that Y ⊆ U , where U is the finite universal set. A
characteristic function (CF) χY : U → B is defined by:
χY (a) =
{
1 iff a ∈ Y
0 otherwise .
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Since the set U is finite, in practice its elements are represented with numbers in
Z|U | or their corresponding binary x-tuples belonging to Bx (x = ⌈log|U |2 ⌉). For
a binary CF, an injective function θ : U → Bx is used to map the elements in U
to elements in Bx. In general, χY (a) is constructed as
χY (a) =
∨
w∈Y
a↔ θ(w), (4.1)
where ↔ on two binary x-tuples b1 and b2 is defined as
b1 ↔ b2 ,
∧
0≤i<x
(b1i ↔ b2i), (4.2)
where bji denotes the i-th element of bj . In this way, different set-operations can
be carried out on χ using basic Boolean operators.
In the sequel, all formal discussions will be based on the corresponding CFs
of the BDDs. In the text, we will freely use “BDD” interchangeably with “char-
acteristic function”.
4.2 Representation of Models
In the following, we describe how DFAs and TEFAs can be symbolically repre-
sented by BDDs, i.e., how their corresponding CFs are computed.
4.2.1 Representation of DFAs
Reachability analysis on a DFA can be carried out based on its initial state and
transition function. We define three tuples of Boolean variables bQ, b´Q, and
b
Σ
, used to represent the source-states, target-states, and events of a transition,
respectively. Note that, for the states, two Boolean tuples with different sets of
Boolean variables are needed to distinguish between source-states and target-
states. Hence, |bQ| = |b´Q| = ⌈log|Q|2 ⌉ and |bΣ| = ⌈log
|Σ|
2 ⌉. The automaton can
then be represented as two BDDs for the initial state and the transition function
χ{q0}(b
Q) = bQ ↔ θ(q0)
χ7→(b
Q, b´Q,bΣ) =
∨
(q,σ,q´)∈7→
χ(q,σ,q´), (4.3)
where
χ(q,σ,q´)(b
Q, b´Q,bΣ) = bQ ↔ θ(q) ∧ b´Q ↔ θ(q´) ∧ bΣ ↔ θ(σ). (4.4)
In particular, first the BDD of each transition is created, and then all the BDDs
are disjuncted to represent the total transition function.
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Having N DFAs A1, . . . , AN , the BDD representing the transition relation of
A = A1‖ . . . ‖AN can be computed in two steps. Since bΣ is common in the
CFs of all automata, first, we need to make all DFAs to have the same alphabet.
To this end, for each DFA Ai and each σ ∈ ΣA\ΣAi , a self-loop transition is
added to all states of Ai. The BDD of the synchronized model is then computed
by conjuncting all BDDs representing the automata’s transition relations, i.e.,
χ7→A =
∧N
i=1 χ7→Ai .
For a DFA, we use a fixed variable ordering for its corresponding BDD that
is based on the method presented in [75]. In this method, the variable ordering
is influenced by the ordering of interacting automata, based on weighted search
in their corresponding process communication graph (PCG). A PCG for a set
of automata is a weighted undirected graph, where the weight between two au-
tomata A1 and A2 is defined as |ΣA1 ∩ ΣA2 |. In some cases, the ordering can be
improved [27].
4.2.2 Representation of TEFAs
Having a number TEFAs, in Section 3.3.2, we showed how the supervisor can
be computed based on the corresponding reachability transition relation of the
composed model, i.e., ֌S0 . In the following, the main idea for computing the
corresponding BDD of ֌S0 is given. For a detailed description of this proce-
dure, refer to Paper 3.
Initially, the clocks of the TEFAs are treated as regular variables, yielding
pure EFAs. Next, the BDD representing the composed model of the EFAs is
computed. To consider the time semantics into the composed BDD, the target
states W´ of all transitions are replaced by the states in TimedImage(W´ ), rep-
resenting the time evolution. We denote the resulting BDD χ֌InvS0 . The BDD
representing the reachability transition relation is obtained by conjucting χ֌Inv
S0
with a BDD representing the invariants. The invariant BDD represents a set of
pairs {(l, µC) | µC |= Inv(l)}.
In the following, we first describe how EFAs and their EFSC operator can be
represented by BDDs; and second, we give the main idea how the BDD repre-
senting the time evolution can be computed. For a detailed description of this
procedure, refer to Paper 4.
Representation of EFAs
The CF of the transition function of an EFA is represented based on its corre-
sponding STS (Definition 2.5). Similar to the computation of DFAs, the CF is
computed based on a set of Boolean variables bL, bVi , b´L, b´Vi , and bΣ, used
to represent the source-locations, current values of variable vi, target-locations,
updated values of variable vi, and the events, respectively. The CF of a single
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transition (l, σ, g, a, l´) ∈→ will thus be,
χ(l,σ,g,a,l´)(b
V
1 , . . . ,b
V
n , b´
V
1 , . . . , b´
V
n ,b
L, b´L,bΣ) =( ∨
µV |=g
n∧
i=1
b
V
i ↔ θ(µ
V
i ) ∧ b´
V
i ↔ θ(a
V
i (µ
V
i ))
)
∧
b
L ↔ θ(l) ∧ b´L ↔ θ(l´) ∧ bΣ ↔ θ(σ). (4.5)
In our framework, we assume that overflows on variables are not allowed and
thus we omit the cases where an overflow occurs. This is performed by remov-
ing all the variable assignments that result in values outside the domain of the
variables. Consequently, the characteristic function of the explicit transition re-
lation of an EFA E will be
χ7→E =
∨
(l,σ,g,a,l´)∈→
χ(l,σ,g,a,l´) ∧
n∧
i=1
χDVi (b
V
i ) ∧
n∧
i=1
χDVi (b´
V
i ). (4.6)
The following example shows how the transition function of an EFA can be
represented by a BDD.
EXAMPLE 4.1
Consider a nim game with 5 sticks on a table, and two players that take turn by
removing one or two sticks. The winner is the player that takes the last stick(s).
Fig. 4.1 depicts the EFA model for this game.
player1
player2
player1remove2
sticks > 1
sticks = sticks − 2
player1remove1
sticks > 0
sticks = sticks − 1
player2remove2
sticks > 1
sticks = sticks − 2
player2remove1
sticks > 0
sticks = sticks − 1
Figure 4.1: The EFA model for Example 2.1.
Fig. 4.2 shows the corresponding transition function for the EFA shown in Fig.
4.1. Note that the BDD does not contain the cases where sticks < 0 and sticks >
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5. The BDD variables in the figure are labeled with numbers as follows
b
Σ = (bΣ1 , b
Σ
0 ) = (‘1’, ‘0’),
b
L = (bL0 ) = (‘2’),
b´
L = (b´L0 ) = (‘3’),
b
sticks = (bsticks3 , b
sticks
2 , b
sticks
1 , b
sticks
0 ) = (‘7’, ‘6’, ‘5’, ‘4’),
b´
sticks = (b´sticks3 , b´
sticks
2 , b´
sticks
1 , b´
sticks
0 ) = (‘11’, ‘10’, ‘9’, ‘8’),
where b0 is the least significant bit. Note that since the integers are represented in
two’s complement, four Boolean variables are used to represent sticks because
of the sign-bit. The location and event encoding is shown in Table 1.
Table 4.1: Event and location encoding for the EFA in Fig. 2.
Event (bΣ1 , bΣ0 ) Location bL0
player1remove1 (0,0) player1 0
player1remove2 (0,1) player2 1
player2remove1 (1,0)
player2remove2 (1,1)
For instance, let us track the transition
(player2 , player2remove2 , sticks > 1, sticks = sticks− 2, player1 )
on the BDD in Fig. 3. Event player2remove2 is identified by starting from node
‘0’, following the high-child to node ’1’ and following the high-child to node ‘2’,
i.e. bΣ1 ∧ bΣ0 . The location player2 is identified by following the high-child from
node ‘2’, i.e. bL0 , and location player1 is identified by following the low-child
from node ‘1’, i.e. ¬b´L0 . The guard and action are identified by all the paths from
node ‘3’ to node ‘11’.
As it can be observed, the BDD in this example is larger than its correspond-
ing EFA, however, for larger models the BDDs typically become much more
compact.
We denote the CF, where the Boolean variables b´V have been removed by
χ′
(l,σ,g,al´)
:
χ′
(l,σ,g,al´)
(bV1 , . . . ,b
V
n ,b
L, b´L,bΣ) = ∃b´V : χ(l,σ,g,a,l´).
Having N ≥ 2 EFAs E1, . . . , EN , similar to the transformation of EFAs
to FAs, described in Section 3.1.1, the CF of the explicit transition function of
E = E1‖ . . . ‖EN , χ7→E , can be computed in three steps:
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Figure 4.2: The corresponding BDD for the transition function of the EFA in Fig. 2.
1. Compute a CF, representing 7→E without including the actions, χ′7→E . This
CF can be compared to the variable automaton Aloc , pointed out in Section
3.1.1.
2. Compute a CF, representing the update of the EFA variables, χ7→V
E
. This
CF can be compared to the variable automaton AV , pointed out in Section
3.1.1.
3. Based on χ′7→E and χ7→VE , compute χ7→E = χ
′
7→E
∧ χ7→V
E
.
As discussed earlier in (3.1), note that the result will be incorrect if steps 1 and 2
are carried out in a single step:
χ7→E1‖...‖EN 6=
N∧
k=1
χ7→Ek .
The procedure of computing the aforementioned CFs is presented in Paper 2.
Time Consideration
A stated earlier, having the BDD representing the composed model of the iso-
morphic EFAs, denoted as χ7→S0 , the time evolution is computed by replacing
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each target state by a set of states, representing the states that can be reached by
the passage of time. We define the timed transition relation 99K, where a tuple of
clock evaluations µC is expanded to the clock evaluations µ´C that can be reached
by the passage of time:
99K= {(µC, µ´C) | ∀µC ∈ DC : ∀d ∈ DC∪ : µ´
C = ̺(µC + d)}.
Introducing a set of temporary Boolean variables bˆ, the corresponding BDD of
the timed transition relation can be computed :
χ99K(b´
C
1 , . . . , b´
C
n, bˆ
C
1 , . . . , bˆ
C
n) =∨
µC∈DC
( p∧
i=1
b´
C
i ↔ θ(µ
C
i ) ∧
|DC∪|∨
d=0
p∧
j=1
bˆ
C
j ↔ θ(̺(µ
C
j + d))
)
.
Based on χ99K, χ֌InvS0 can be computed:
χ֌InvS0
=
(
∃b´C : (χ7→S0 ∧ χ99K)
)
[b´C/bˆC].
Essentially, in Paper 3, we show how the saturation function ̺ and the synchro-
nization between the clocks, i.e., µC + d, are implemented symbolically using
BDDs.
4.3 Symbolic Synthesis
In the following, we describe how the conventional synthesis based on untimed
DES (explained in Section 3.3.1) can be performed symbolically by BDDs. For
symbolic synthesis of timed DES, refer to Paper 4.
In Section 3.3, we showed how the synthesis can be carried out based on fixed
point computations. Basically, each algorithm starts by an initial state set and
iteratively extends the set by the Image or PreImage operator until a fixed point
is reached. Earlier, we showed how a transition function and a set of states can
be represented by BDDs based on their corresponding CFs. The main issue that
remains is the BDD implementation of the operators Image (2) and PreImage
(3). Algorithm 6 shows the BDD-based implementation of the Image operator.
The BDDs BW and B 7→S0 represent a set of states W and the transition function
of S0, respectively. The BDD (B7→S0 ∧ BW ) represents all transitions, where
their source-states are included in W . Consequently, ∃bQ,bΣ : (B7→S0 ∧ BW )
will represent all target-states that can be reached from states in W . Finally, in
BnextStates[bQ/b´Q], the Boolean variables representing the target-states will be
substituted by their corresponding source-state variables.
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q0 q1
q2
q3
a
dc
b
Figure 4.3: A sample automaton.
Algorithm 6: SYMBOLICIMAGE
Input: BW , B 7→S0
Output: The corresponding BDD for Image(W, 7→S0)
1 BnextStates ← ∃bQ,bΣ : (B7→S0 ∧ BW );
2 return BnextStates [bQ/b´Q];
For the PreImage operator, we first define the backward transition relation for
7→ as ← [= {(q´, σ, q) | (q, σ, q´) ∈7→}. The corresponding BDD of ← [, denoted by
B← [, can be computed by substituting the source and target variables in B7→ with
three BDD operations
B1 = B7→[b`Q,bQ],
B2 = B1[bQ, b´Q],
B← [ = B2[b´Q, b`Q],
where b`Q is a new set of Boolean variables that is temporally used during the
substitutions. The PreImage operator can then simply be implemented using
Algorithm 6 by passing B← [S0 to the routine rather than B7→S0 .
EXAMPLE 4.2
Let synthesize the automaton shown in Figure 4.3, representing S0 for a sample
system, by using BDD operations. It is assumed that all the events are control-
lable. Based on the state encoding in Table 4.2, we have:
χ{q0}(b
Q) = ¬bQ1 ∧ ¬b
Q
0 ,
χQm(b
Q) = ¬bQ1 ∧ b
Q
0 ,
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χ7→(b
Q, b´Q) = (¬bQ1 ∧ ¬b
Q
0 ∧ ¬b´
Q
1 ∧ b´
Q
0 ) ∨ (¬b
Q
1 ∧ b
Q
0 ∧ b´
Q
1 ∧ ¬b´
Q
0 )
∨ (bQ1 ∧ b
Q
0 ∧ ¬b´
Q
1 ∧ b´
Q
0 ) ∨ (¬b
Q
1 ∧ b
Q
0 ∧ ¬b´
Q
1 ∧ b´
Q
0 ),
χ← [(b
Q, b´Q) = (¬b´Q1 ∧ ¬b´
Q
0 ∧ ¬b
Q
1 ∧ b
Q
0 ) ∨ (¬b´
Q
1 ∧ b´
Q
0 ∧ b
Q
1 ∧ ¬b
Q
0 )
∨ (b´Q1 ∧ b´
Q
0 ∧ ¬b
Q
1 ∧ b
Q
0 ) ∨ (¬b´
Q
1 ∧ b´
Q
0 ∧ ¬b
Q
1 ∧ b
Q
0 ).
Table 4.2: State encoding table for the automaton in Figure 4.3.
State (bQ1 , b
Q
0 )
q0 (0,0)
q1 (0,1)
q2 (1,0)
q3 (1,1)
Table 4.3: Fixed point computation carried out by SAFESTATESYNTHESIS .
i Q′ χQ′(b
Q) Qxi χQxi (b
Q)
0 {} ⊥ {} ⊥
1 {q0, q1, q3} ¬bQ1 ∨ b
Q
0 {q2} b
Q
1 ∧ ¬b
Q
0
2 {q0, q1, q3} ¬bQ1 ∨ b
Q
0 {q2} b
Q
1 ∧ ¬b
Q
0
Table 4.4: Fixed point computation carried out by RESTRICTEDBACKWARD .
i Qi χQi(b
Q)
0 {q1} ¬bQ1 ∧ b
Q
0
1 {q0, q1, q3} ¬bQ1 ∨ b
Q
0
2 {q0, q1, q3} ¬bQ1 ∨ b
Q
0
We now perform SAFESTATESYNTHESIS(Qx) (Algorithm 1), whereQx is empty
as there does not exists any explicitly forbidden state. Since the automaton
does not contain uncontrollable events, UNCONTROLLABLEBACKWARD can be
skipped from the algorithm and thus Q′′ = Q\Q′ in all iterations. Table 4.3
shows the elements and the characteristic function of Q′ and Qxi for different
iterations in the fixed point computations.
Table 4.4 shows the fixed point computation in RESTRICTEDBACKWARD ,
shown in Algorithm 2, that is carried out in the first and second iteration of
SAFESTATESYNTHESIS .
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Table 4.5: Fixed point computation carried out by RESTRICTEDFORWARD .
i Qi χQi(b
Q)
0 {q0} ¬bQ1 ∧ ¬b
Q
0
1 {q0, q1} ¬bQ1
2 {q0, q1} ¬bQ1
iterations
B
D
D
siz
e
Figure 4.4: The typical pattern of the size of intermediate BDDs during the fixed point
computations of reachability analysis.
Finally, by having Qx2 = {q2}, the safe states can be computed by calling
RESTRICTEDFORWARD({q2}), shown in Algorithm 4. The fixed point compu-
tation is shown in Table 4.5. Consequently, the reachable safe states will be
{q0, q1}.
4.3.1 Size of Intermediate BDDs
Typically, the size of the intermediate BDDs computed in each iteration of a fixed
point computation for reachability analysis, follows a common pattern, shown in
Figure 4.4. The important point that can be concluded from this figure is: the
size of the BDD representing the fixed point is typically smaller than the maxi-
mum size that the intermediate BDDs can reach. Hence, even though there may
exist enough memory to represent the final BDD, it is not sure that the interme-
diate BDDs can be computed. This is the main reason why eliminating the tick
event in the fixed point computations of TDES can be better. In particular, by
reaching a number of states in one iteration (by the TimedImage operator, de-
fined in (5)), the computation of the intermediate BDDs in the tick -based fixed
point computations (obtained by executing the tick event in each iteration) can
be avoided.
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4.4 Symbolic Guard Generation
In Section 3.4, we described how the guards, representing the supervisor, can be
generated based on the basic state sets. The process of symbolic generation of a
guard for an event can be divided into three consequent steps:
1. compute the corresponding BDDs for the basic state sets,
2. convert the BDDs to integer decision diagrams (IDDs),
3. generate the guard based on the IDDs.
We describe each step separately.
4.4.1 Symbolic Computation of the Basic State Sets
The first step of generating the guard is to compute the corresponding BDDs
for the basic state sets, as described in Section 3.4. The corresponding BDD of
S0’s transition function is used as the basis for generating these state sets. For
an event σ, we first compute the BDD representing the states from which σ is
enabled, denoted by Qσ:
χQσ = ∃b´
Q,bΣ : χ7→S0 ∧ χ{σ}.
In the above computation, first, the BDD representation of all transitions that
include event σ is extracted. Next, the BDD-variables used for representing the
target-states and events are excluded, yielding the states in S0 from which σ is
enabled. Based on χ7→S0 , χQsafe , and χQσ (all computed earlier), the correspond-
ing BDDs for the basic state sets are computed as below,
χQforbidden = ∃b´
Q,bΣ : (χ7→S0 ∧ ¬χQsafe ),
χQσsafe = χQσ ∧ χQsafe ,
χQσf = χQσsafe ∧ χQforbidden ,
χQσa = χQσsafe ∧ ¬χQσf ,
χQσdc = ¬(χQσa ∨ χQσf ).
The BDD for χQforbidden represents all states that, by one transition, lead to a state
not belonging to the supervisor. The BDD for χQσsafe represents the safe states
that enable the event σ. By conjuncting the aforementioned BDDs, all safe states,
where σ must be forbidden to occur are obtained, χQσf . Similarly, the other two
state sets can be computed.
As stated earlier, the don’t-care states will be utilized in simplifying the guard
expressions. This operation is carried out directly on the BDD representation of
the state set, based on the RESTRICT function by Coudert and Madre, described
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in [76]. Given two BDDs B1 and B2, B3 = RESTRICT(B1,B2) simplifies B1,
i.e., reduces the size of B1, under a constraint B2, so that B1 ∧B2 = B3 ∧B2.
Hence, B3 is logically equal to B1, on the domain defined by B2 and is often
smaller than B1. In this manner, we can simplify the BDD representations of the
state sets by constraining them under χQσdc. Consequently, the guard generated
from the simplified BDD, usually becomes smaller. For an elaborate and verbose
exposition of the symbolic computation of the basic state sets, refer to Paper 1.
4.4.2 IDD Generation
To generate the guards based on the BDDs, we need to map the Boolean variables
to their corresponding states. To this end, we convert a BDD to its corresponding
integer decision diagram (IDD) [77]. IDD is an extension to a BDD where the
number of terminals is arbitrary and the domain of the variables in the graph is
an arbitrary set of integers. For our purpose, we use an IDD with two terminals,
0-terminal and 1-terminal.
Using IDDs to generate guards has some advantages in comparison to BDDs:
1) they make it easier to handle and manipulate propositional formulae; 2) they
exploit some of the common subexpressions in a guard yielding a more factor-
ized and smaller formula; 3) they depict a more understandable model of the
state set, since the nodes and edges represent names of the automata and states,
respectively.
Each IDD-variable is associated to an automaton Ai, and each outgoing edge
from node Ai represents a state in Ai, giving a maximum number of edges |QAi|.
A BDD is converted to an IDD by traversing it in a top-down depth-first
manner and performing the following main steps:
1. For each new BDD-node bQAsi that is reached, create an IDD rooted by As,
denoted as idd .
2. Continue traversing until a variable bQAtj is reached where At 6= As.
3. Create an IDD rooted by At, denoted as child .
4. Extract the sub-BDD between bQAsi and b
QAt
j that represents some states of
automaton As.
5. Add child to idd’s children and label the edge with QedgeAs .
6. Repeat the procedure from step 1.
The result is correct under the assumption that the BDD has a fixed variable
ordering. A pseudo algorithm of this procedure is presented in Paper 1.
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4.4.3 Guard Generation
The last step of obtaining the guard is to convert the IDDs to propositional for-
mulae. For a given IDD, a top-down depth first search is used to traverse the
graph and generate its corresponding propositional formula. In Paper 1, an al-
gorithm is presented that generates a guard based on an IDD by considering the
heuristic techniques, described in Section 3.4.1, to simplify the guard. The algo-
rithm starts from the root and visits the nodes, while generating the expression
and ends at the 1-terminal. For each node in the IDD, the corresponding expres-
sions of the edges belonging to the same level (the children of that node) are
logically disjuncted and if the edges belong to different levels they are logically
conjuncted. Hence, the propositional formula for the IDD in Figure 4 is
r ∧ ((p1 ∧ S1) ∨ (p2 ∧ S2)),
where pi is the corresponding expression of the edge that lead to one of A’s
children and Si is the corresponding expression from the node to the 1-terminal,
that is recursively computed.
R
A
B B
1
r
p1 p2
S1 S2
Figure 4.5: Recursive representation of an IDD.
4.4.4 Guard Reduction by Genetic Algorithms
Since a guard is generated indirectly from a BDD, the guard’s size becomes very
sensitive to the size of the BDD. Hence, the variable ordering of the BDD, can
impact the size of the guard. Note that the smallest BDD does not necessarily
yield the smallest guard. In [78], we used genetic algorithms (GA) to reduce the
size of the generated guard by changing the variable ordering of the underlying
BDD.
A GA is a search heuristic that mimics the process of natural evolution. Ge-
netic algorithms belong to the larger class of evolutionary algorithms, which
generate solutions to optimization problems using techniques inspired by natural
evolution, such as inheritance, mutation, selection, and crossover. In a genetic al-
gorithm, a population of strings (called chromosomes), which encode candidate
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solutions (called individuals) to an optimization problem, evolves toward better
solutions. The evolution usually starts from a population of randomly gener-
ated individuals and iteratively continues by creating new generations. In each
generation, the fitness of every individual in the population is evaluated, multi-
ple individuals are stochastically selected from the current population (based on
their fitness), and modified (recombined and possibly randomly mutated) to form
a new population. The new population is then used in the next iteration of the
algorithm.
In the following, we briefly describe each of the operations performed during
the GA.
Representation
Traditionally, GA works on binary strings of 0’s and 1’s. However, such en-
coding require a special repair operation to avoid creation of invalid solutions.
Another encoding was introduced for solving Traveling Salesmen Problem [79]
and later used for minimization of BDDs [80], which represents a variable or-
dering as an integer string of length n, where n is the number of variables in a
BDD, and each integer appears in the string once. In [78], we used the latter
representation and thus each individual consists of a string of variables in the
BDD.
Initialization
The population is initialized by generating random individuals. Starting from a
randomly generated individual, the other individuals are generated by randomly
permutating the chromosomes in the initial individual. If a new individual al-
ready exists in the population, it is discarded. Individuals are added until popu-
lation size reaches a predefined size.
Selection
The selection of the individuals for mating pool is performed by roulette wheel
selection, where each individual is chosen with a probability proportional to its
fitness. As a fitness measure of an individual, the size of the guard generated us-
ing the variable ordering encoded by the individual is used. Additionally, some
of the best individuals of the old generation are also included in the new genera-
tion, to ensure that the best element is never lost.
Crossover
For each new solution to be produced, a pair of “parent” solutions is selected for
breeding from the mating pool selected previously. Two parents are combined
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with each other using crossover operation to produce a “child”. New parents are
selected for each new child, and the process continues until a new population of
solutions of appropriate size is generated. In a traditional implementation of the
crossover operation, a random cut point is selected, and the chromosome of the
first parent is taken up to the cut point, and chromosome of the second parent is
taken from cut point to the end. This, however, would produce invalid variable
orderings. Instead, a crossover illustrated in Figure 4.6 is used [80, 81], where
genes of the chromosome of the first parent are taken up to the cut point, while
from the second parent all other missing genes are taken in the order they appear.
This preserves relative order of some of the variables of both parents, and always
generates valid solutions.
(a) Conventional crossover
3 2 4 1 5 5 3 1 4 2
3 2 4 5 1
(b) Order crossover
Figure 4.6: Crossover operation.
Mutation
Mutation helps diversifying solutions and escaping local minima. The mutation
operation is carried out by swapping two genes in an individual.
Termination
The algorithm is terminated after a predefined number of iterations, or when no
better individuals were produced after several consecutive iterations.
Worth to emphasise that in the GA-based approach, the goal is to find the optimal
variable ordering yielding the smallest guard, rather than the smallest BDD.
4.5 Related Work
Another symbolic approach that has been applied to SCT is based on Boolean
satisfiability (SAT) solvers. SAT solvers are programs that solve the problem
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of determining if the variables in a Boolean formula can be assigned in a way
so that the formula is satisfied, i.e. evaluates to true. SAT-based techniques
have been utilized in various domains, especially verification of models, and
promising results have been obtained [82–85]. However, SAT-based techniques
are not always efficient for synthesis [86]. In general, depending on the problem
to be solved, either SAT- or BDD-based methods could be suitable, and can
therefore be seen as complementary techniques.
Chapter 5
Case Studies
In this chapter, we apply the presented framework to an illustrative and an indus-
trial example. We show how the examples can be modeled by TEFAs and how
their supervisor can be computed and represented. We also briefly discuss about
the BDD implementation. For more case studies and experimental results, refer
to Paper 1-4.
5.1 Illustrative Example
Consider a manufacturing cell, shown in Figure 5.1, taken from [49].
MACH1 MACH2
CONV1 CONV2
Figure 5.1: The manufacturing cell. The solid and dottel lines correspond to parts p1
and p2, respectively.
The manufacturing cell consists of machines MACH1 and MACH2, with an
input conveyor CONV1 as an infinite source of workpieces and output conveyor
CONV2 as an infinite sink. Each machine may process two types of parts, p1
and p2; and each machine is liable to break down, but then may be repaired.
For simplicity, the transfer of parts between machines will be absorbed as a step
in machine operation. The machine TEFAs are displayed in Figure 5.2, includ-
ing some given timed restrictions. For MACH1 and MACH2 we define two
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clocks c1 and c2, respectively, with domains {0, . . . , 4} and {0, . . . , 5} . The
event αij occurs when MACHi starts working on a pj-part, while βij represents
when MACHi finishes working on a pj-part; λi and γi represent respectively the
breakdown and repair of MACHi.
The events are categorized as follows:
Σf = {αij | i, j = 1, 2},
Σu = {λj, βij | i, j = 1, 2},
Σc = Σf ∪ {γ1, γ2}.
We shall impose (i) logic-based specifications, (ii) a temporal specification, and
(iii) a quantitative optimality specification as follows:
(i) 1. a given part can be processed by just one machine at a time,
2. a p1-part must be processed first by MACH1 and then by MACH2,
3. a p2-part must be processed first by MACH2 and then by MACH1,
4. one p1-part and one p2-part must be processed in each production
cycle,
5. if both machines are down, MACH2 is always repaired before
MACH1;
(ii) 5. in the absence of breakdown/repair events a production cycle must
be completed in at most 10 time units;
(iii) 6. subject to (ii), production cycle time is to be minimized.
We introduce two assisting variables p1b and p2b that are set to 1 when parts
p1 and p2 are being processed, respectively and set to 0 when they are not pro-
cessed. Thus, p1b will be set to 1 on transitions including events αi1 and set to
zero on outgoing transitions from location l1; and similarly for variable p2b. The
specification 1 can then be directly modeled on the machine plants, by restricting
the transitions including αi1 with the guard p1b == 0; and similarly for transi-
tions including αi2. Notice that since the guards are added to transitions with
controllable events, it will not cause any controllability issue. Specifications 2-
6 are modeled by automata SPEC2-SPEC6, respectively, shown in Figure 5.3.
The alphabet of each automaton is the events illustrated in each corresponding
figure. It can be verified that, in fact, specification 1 is automatically enforced
by specifications 2 and 3 together. We therefore only consider the composition
of SPEC2-SPEC5 as the specification of the cell. And the cell’s open-loop be-
havior, i.e., the plant, will be the composition of MACH1 and MACH2.
The system consists of 2656 reachable states, whereas 1073 states belong
to the minimally restrictive supervisor. Notice that these numbers differ from
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l0
l1
c1 ≤ 3
l2
c1 ≤ 2
l3
α11
c1 ≥ 1
α12
c1 ≥ 1
!β11
c1 == 3
!λ1
c1 ≤ 3
!βi2
c1 == 2
!λ1
c1 ≤ 3
γ1
c1 ≥ 1
(a) MACH1.
l0
l1
c2 ≤ 1
l2
c2 ≤ 4
l3
α21
c2 ≥ 1
α22
c2 ≥ 1
!β21
c2 == 1
!λi
c2 ≤ 4
!β22
c2 == 4
!λ2
c2 ≤ 4
γ2
c2 ≥ 1
(b) MACH2.
Figure 5.2: The TEFAs of MACH1 and MACH2.
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0 1
!β11
α11, !β21
α21
(a) SPEC2.
0 1
!β22
α22, !β12
α12
(b) SPEC3.
0
1
2
3
!β21
!β12
!β12
!β21
(c) SPEC4.
0 1
!λ2
γ1
γ2
(d) SPEC5.
Figure 5.3: The specifications of the timed manufacturing cell.
the numbers in [49]. The reason is that in our approach we implicitly let the tick
event occur until all clocks reach their maximum values, yielding different states.
On the other side, in [49], there does not exist any clocks and thus self-loop tick
transitions will be added to states, where tick does not change the behavior of
the model. However, the control function behavior, in the sense of Figure 3.1, of
both approaches is the same.
Based on the supervisor, guards were generated for events α11 and α22, with
sizes 12 and 2, respectively. The remaining events do not require any restrictions,
i.e., they are always allowed to occur without causing any problem. From an im-
plementation point of view, an event that is always allowed or forbidden, can
be directly ’hard-coded’ in the plant. Hence, the plant does not need to ask the
supervisor whether it is allowed to execute such an event, resulting in less com-
munication between the plant and the supervisor. It is also worth to mention that,
from a modeling perspective, knowing that some events are always allowed or
forbidden to occur could be helpful, e.g., to realize what events cause problems.
As an example, the sufficient restriction on a22 is:
Ga22⋆ : lSPEC4 == 0 ∨ lSPEC4 == 1,
where lSPEC4 is a new variable introduced to the model with domain 0,. . . ,3, rep-
resenting the current location of SPEC4. This indicates that event a22 is allowed
to be executed only if the system is in location 0 or 1 of SPEC4. Consequently, a
supervisor with 1073 states has been represented by two relatively small guards.
In this controlled behavior, forcing plays no role.
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Figure 5.4 shows the size of intermediate BDDs in each iteration, during
the reachability analysis (the RESTRICTEDFORWARD algorithm, described in
3.3.1), for both the tick -based approach using tick -EFAs and the tick -eliminated
approach (in the sequel referred to as the TEFA-based approach) using TEFAs. It
is observed that the fixed point computation based on TEFAs needs less iterations
to reach a fixed point due to the fact that, in contrast to the tick -based approach,
it does not perform iterations for the tick event. Furthermore, the maximum size
of the intermediate BDD in the TEFA-based approach is smaller than the tick -
based approach. For larger examples, this could avoid state space explosion.
Notice that since the TEFA-based approach starts with a set of states, the initial
BDD is larger than the tick -based approach, which starts with a single state.
0 10 20 30 40
0
100
200
300
400
iterations
B
D
D
siz
e
tick-EFA
TEFA
Figure 5.4: The size of intermediate BDDs in each iteration, during the reachability
analysis for the timed manufacturing cell.
To address the temporal specification (ii), we first modify the models, under the
stated assumption that breakdowns are absent, by removing SPEC5 and all tran-
sitions including λi or γi events in MACHi. Next, we introduce a clock c3 with
domain {0, . . . , 10}. We can now model the temporal specification by a TEFA
with a single location with invariant c3 ≤ 10. Since c3 evolves synchronously
with c1 and c2, only those marked states that include a c3 value less than 10, i.e.,
µC3 ≤ 10, will be extracted. The supervisor is computed in less than a second
and consists of 933 states. In [49], this specification has been modeled by an
automaton with 11-tick sequence all of whose states are marked. We conclude
that, in the absence of breakdowns, a production cycle can indeed be forced to
complete in at most 10 time units. Here, of course, the use of forcible events is
essential.
Finally, to address specification (iii), based on the the marked states of the
previously computed supervisor for specification (ii), the minimal value of c3
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can be extracted. Considering the state with the minimal value as the marked,
we perform a new synthesis to ensure that the marked state can be reached in
a controllable manner. If the synthesis does not return a supervisor, the same
procedure is performed on the next minimal value of c3. In this case, there exists
a supervisor for the minimal value of c3, having the value 7. In [49], this speci-
fication is implemented as in (ii) with successive timer sequences of tick -length
9, 8, . . . until the synthesis algorithm returns an empty result.
5.2 Industrial Case Study
Consider a real industrial case study, taken from [87]. The goal is to design
a robust and optimal controller for a plastic injection molding machine. The
system to be controlled is depicted in Figure 2. It is composed of: “(1) a machine
which consumes oil, (2) a reservoir containing oil, (3) an accumulator containing
oil and a fixed amount of gas in order to put the oil under pressure, and (4) a
pump” [87]. When the system starts, the machine consumes oil under pressure
made by the accumulator. The pump can control the the level of the oil and the
pressure within the accumulator to introduce additional oil into it.
Pump
Reservoir
Accumulator
Machine/Consumer
Vmax
Vmin
+2.2 litres/second
Figure 5.5: Overview of the oil pump system.
The controller must turn the pump on and off to ensure the following two
main requirements [87]:
R1: “the level of oil v(t) at time t (measured in litres) into the accumulator must
always stay within two safety bounds [Vmin ;Vmax ], in the sequel Vmin =
4.9l and Vmax = 25.1l”;
R2: “a large amount of oil in the accumulator implies a high pressure of gas
in the accumulator. This requires more energy from the pump to fill in
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the accumulator and also speeds up the wear of the machine. It is thus
desired to keep the level of oil minimal during operation, in the sense that∫ t=T
t=0 v(t) is minimal for a given operation period T ” .
Requirement R1 can be seen as a qualitative specification, representing a safety
property, while requirement R2 is a quantitative specification, representing an
optimality property.
The machine consumes the oil in a cyclic manner. In each period, the ma-
chine consumes the oil by a specific rate, expressed as number of litres per sec-
ond. “At time 2, the rate of the machine goes to 1.2l/s for two seconds. From
8 to 10 it is 1.2 again and from 10 to 12 it goes up to 2.5 (which is more than
the maximal output of the pump). From 14 to 16 it is 1.7 and from 16 to 18
it is 0.5” [87]. However, there exists a noise of 0.1l/s. Hence, for a specific
period, if the mean consumption is cl/s, in reality the rate will lie in the interval
[c− 0.1, c+ 0.1]. This property is noted F.
The initial volume of the oil within the accumulator is assumed to be 10 l.
The pump is initially off and when it is on the output rate is 2.2l/s. It is desired
that after any change of state of the pump (on or off ), at least two seconds must
last before the next change can happen. Furthermore, the number of times the
pump can be turned on and off is restricted to two times.
Consequently, a controller is desired that, with respect to the mentioned re-
strictions on the pump and the measurement noise of the machine, turns the
pump on and off at appropriate time points to satisfy requirement R1 and try to
minimize the accumulated oil during each cycle (requirement R2). The controller
should work for an arbitrary long period of time.
In [87], this system has been modeled by timed game automata [25], and the
controller is synthesized using Uppaal-Tiga [62].
We transform the timed game automata in [87] to TEFAs, such that they
adapt to the SCT. In contrast to the approach in [87], where around 10,000 short
executions were needed to compute the optimal controller, here we compute the
controller in two steps: (1) compute the minimally restrictive supervisor satis-
fying requirement R1, (2) based on this supervisor, compute a new supervisor
satisfying requirement R2. The TEFAs of the machine, pump, and scheduler are
shown in Figure 3, 4, and 5, respectively. We briefly describe the TEFAs and
explain how they have been modeled in the context of SCT. Since the TEFAs are
quite similar to the models in [87], for a detailed description of the TEFAs, the
reader is referred to [87].
The machine and the pump TEFAs are considered as plant. The specification
is modeled by the scheduler and the explicitly forbidden location bad . The events
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cy ≤ 2 cy ≤ 4 cy ≤ 8 cy ≤ 10 cy ≤ 12
cy ≤ 14cy ≤ 16cy ≤ 18cy ≤ 20cy ≤ 20
bad
!rc
cy == 2
Vrate− = 12
!rc
cy == 4
Vrate+ = 12
!rc
cy == 8
Vrate− = 12
!rc
cy == 10
Vrate− = 13
!rc
cy == 12
Vrate+ = 25
!rc
cy == 14
Vrate− = 17
!rc
cy == 16
Vrate+ = 12
!rc
cy == 18
Vrate+ = 5
!rc
cy == 20
Vdone+ = 1
!noise
Noise(time − 2)
!noise
Noise(2)
!noise
Noise(time − 6)
!noise
Noise(time − 6)
!noise
Noise(6)
!noise
Noise(time − 8)
!noise
Noise(time − 8)
!noise
Noise(10)|
(cy == 20 & FinalNoise)
Figure 5.6: The TEFA of the cyclic consumption of the machine.
off on
turnOn
cz ≥ 2 & i < 2
Vrate+ = 22, cz = 0
turnOff
cz ≥ 2
Vrate− = 22, cz = 0, i ++
!updatePump !updatePump
Figure 5.7: The TEFA of the pump.
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ct ≤ 1
ct ≤ 0
ct ≤ 1
end
!startScheduler
ct == 0
!updateCy
ct == 1 & done == 0
time+ = 1, V+ = Vrate , Vacc+ = (2 ∗ V + Vrate)
!updatePump, turnOn, turnOff
ct == 1
ct = 0
!rc
ct == 0
!endScheduler
ct == 0 & done == 1
Figure 5.8: The TEFA of the scheduler.
are categorized as follows:
Σf = {turnOn, turnOff , startScheduler , endScheduler},
Σc = {turnOn, turnOff },
Σu = Σ\Σc.
The alphabet of each TEFA is the set of events depicted in each corresponding
figure. The model consists of the following variables clocks:
V : a variable with domain {0, . . . , 255}, representing the current volume of
oil,
Vrate : a variable with domain {−25, . . . , 25}, representing the rate that V evolves,
Vacc : a variable with domain {0, . . . , 2047}, representing the accumulated vol-
ume of oil,
time: a variable with domain {0, . . . , 31}, representing the global time since the
beginning of the cycle,
i: a variable with domain {0, . . . , 2}, representing the number of timed the
pump has been turned on and off,
done: a variable with domain {0, . . . , 1}, representing when a cycle is finished,
cy: a clock with domain {0, . . . , 21},
cz: a clock with domain {0, . . . , 21},
ct: a clock with domain {0, . . . , 2}.
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We have considered a precision of 0.1l and thus, to use integers, the value of the
volume is multiplied by 10.
The transitions of the TEFA, except the ingoing transitions to location bad , of
the machine follow easily from the given cyclic definition of the consumption of
the machine. The guard Noise(s) will be satisfied if the current volume exceeds
the boundary of Vmin and Vmax , i.e., 4.9 and 25.1, due to fluctuations of the
consumption:
Noise(s) = (V − s < 50) | (V + s) > 250.
The guard FinalNoise checks the same but for the volume obtained at the end
of cycle and against the interval represented by V 1F and V 2F that are two
variables with equal domains {0, . . . , 255}:
FinalNoise = (V − 10 < V 1F ) | (V + 10) > V 2F.
Notice that Noise and FinalNoise are modeling the property F.
The scheduler is used to get the correct behavior of the model: the variables
time , V , and Vacc should be updated after each rate change, i.e., after each tran-
sition, where Vrate gets updated.
The compositional model will correspond to a single cycle. However, as
stated earlier, the goal is to have a controller that works properly for any number
of cycles. To extend the approach to a number of cycles, we follow the same
technique as [87]: “find some interval I1 = [V1, V2] ⊆ [4.9; 25.1] such that:
(i) I1 is stable: from all initial volume V0 ∈ I1, there exists a strategy for
the controller to ensure that whatever the fluctuations on the consumption,
the value of the volume is always between 5 l and 25 l and the volume at
the end of the cycle is within interval I2 = [V 1F, V 2F ], where V 1F =
V1 + 0.4 and V 2F = V2 − 0.4, and 0.4 is a margin parameter considered
to ensure robustness,
(ii) I1 is optimal among stable intervals: the worst accumulated volume of the
solutions of I1 is minimal”.
We perform each step separately.
We start by satisfying property (i). As it can be observed, the objective of this
problem is to find some proper values for variables, which is slightly different
from the objectives usually defined in the SCT context. To handle this, we use
a trick: let the initial values of the variables V , V 1F , and V 2F be the entire
corresponding domains. Fortunately, this can be handled easily by BDDs. In
particular, by starting with all possible values of V we compute several supervi-
sors in parallel (this is the main advantage of symbolic computations). However,
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Figure 5.9: The size of intermediate BDDs in each iteration, during the reachability
analysis for the oil pump systems.
to keep track of the corresponding initial values of V for the marked states, we
construct the following BDD that will represent the initial states:
255∨
i=1
b
V
V ↔ θ(i) ∧ b
V
V 0 ↔ θ(i),
where V 0 is a new variable with domain {0, . . . , 255}. The value of variable
V 0 can be considered as the identity of the states that will be followed during
the fixed point computations. Consequently, the synthesized supervisor will only
contain those initial values where a marked state can be reached, which repre-
sents the interval I1. The minimally restrictive supervisor was computed in 2
minutes and 13 seconds and consists of 7,846,603 states. Figure 6 shows the size
of intermediate BDDs in each iteration, during the reachability analysis, for the
tick -based approach and the TEFA-based approach. It can be observed that, in
both cases, due to the special treatment of the variables, the size of the BDDs
grows exponentially. Furthermore, we can see that the TEFA-based approach
has reached a fixed point much earlier than the tick -based approach. However,
from a BDD size point of view, eliminating the tick event did not gain so much.
Based on the computed supervisor, we perform the optimization, i.e., prop-
erty (ii). The main idea is to select a subset of the reached marked states and
perform a further backward reachability. Note that each marked state of the su-
pervisor, now includes the values of the variables V 0 and Vacc . Hence, among
the marked states, fixing V 0 to a specific value v, we obtain all values of Vacc ,
which can be reached safely by starting with volume v. By a simple BDD op-
eration, we can extract the minimal value of Vacc among all marked states with
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V 0 = v. By performing this on all values of v ∈ V0, we get a BDD, repre-
senting the states that include (v,min{V vacc)}. Among these states, we extract an
interval I1 = [v1, v2], where the maximum value of min{V vacc)} among all values
in I1 is minimal compared to other possible intervals. We consider the states
that contain the interval I1 as the new marked states. Based on the computed
marked states, by performing a backward reachability on the earlier computed
supervisor, we get a new supervisor with 2,431,982 states that was computed in
58 seconds. The corresponding interval I1 of this supervisor is [51, 100]. The
time points for turning the pump on and off can be obtained by checking the
time variable in the corresponding guards of events turnOn and turnOff . Due
to many different configurations the system can be in, the guards become very
large, and not tractable for the designers. They can though be implemented in a
controller directly. Basically, the guards have the following format:
(V 0 == v ∧ time == t ∧ . . .) ∨ . . . .
Hence, for each event turnOn or turnOff , it can be deduced at what time the
pump should be turned on or off, respectively. However, since the guards are
large, to identify the above statement among hundreds of terms is not easy.
Nonetheless, we can still use the BDD representing the allowed state set (de-
scribed in Section 3.4.1), to achieve this information. Table 1 shows the time
points at which the pump should be turned on and off for different initial vol-
umes in the interval I1. In the table, timeoni and timeoffi , represents the time point
the pump should be turned on and off, respectively, for i = 1, 2.
Table 5.1: The time points at which the pump should be turned on and off for different
initial volumes in the interval I1 = [5.1, 10.0].
V 0 timeon1 / time
off
1 time
on
2 / time
off
2
[5.1, 5.3] 2 / 4 9 / 15
[5.3, 6.4] 2 / 4 9 / 14
[6.4, 6.7] 3 / 5 9 / 14
[6.7, 7.5] 3 / 5 10 / 15
[7.5, 7.7] 3 / 5 10 / 14
[7.7, 8.5] 8 / 12 14 / 16
[8.5, 8.8] 8 / 12 15 / 17
[8.8, 9.0] 8 / 11 14 / 17
[9.0, 9.7] 9 / 12 14 / 17
[9.7, 10.0] 9 / 12 14 / 16
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These results conform with results obtained in [87].
5.3 Implementation Remarks
The entire framework, discussed in the thesis, has been implemented and inte-
grated in Supremica [29] which uses JavaBDD [88] as the BDD package. The
experiments were carried out on a standard PC (Intel Core 2 Quad CPU @ 2.4
GHz and 3 GB RAM) running Windows 7.
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Chapter 6
Summary of Appended Papers
Part II of the thesis consists of four papers. In this chapter the papers are sum-
marized and important contributions are pointed out. It is also briefly discussed
how the papers relate to each other.
Paper 1
S. Miremadi, K. Åkesson and B. Lennartson. Symbolic computation of reduced
guards in supervisory control. IEEE Transactions on Automation Science and
Engineering, October 2011.
The main focus in this paper is to, based on DFAs, show how to generate guards
representing the supervisor. Based on the supervisor, for each controllable event
σ, the states where σ can be enabled in the composed model is divided into two
basic sets: the states from which σ must be enabled to end up in the supervisor,
and the states from which σ must be forbidden to be executed to not end up in
an undesired state. The basic state sets are symbolically computed using BDDs.
The remaining states are identified as don’t-care states that are used in a BDD
operator to reduce the size of the BDDs representing the basic state sets, which
could lead to smaller guards. To obtain tractable guard expressions, by exploiting
the structure of the given models, some heuristic techniques are applied to the
guards.
Paper 2
S. Miremadi, B. Lennartson and K. Åkesson. A BDD-based approach for mod-
eling plant and supervisor by extended finite automata. IEEE Transactions on
Control Systems Technology, November 2012.
This paper extends the approach in Paper 1, by performing the guard generation
on EFAs, FAs augmented by discrete variables. Modeling systems using EFAs
will typically yield more compact models by hiding some of the states of the
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system in variables. The main contribution of this paper was to show how EFAs
and their full synchronous composition can be symbolically computed by BDDs
representing the corresponding DFAs of the EFAs. Based on the symbolic rep-
resentations, the guards can be generated according to Paper 1. The generated
guards can then be attached to the original models, yielding a modular supervi-
sor.
Paper 3
S. Miremadi, Z. Fei, K. Åkesson and B. Lennartson. Symbolic representation
and computation of timed discrete event systems. Submitted to IEEE Transac-
tions on Automation Science and Engineering, 2012.
This paper considers time in EFAs, by presenting timed EFAs. It is shown how
TEFAs can be transformed to EFAs by treating the clocks as regular variables
and introducing the tick event to the model, representing the time evolution.
However, tick models suffer from a major problem: the state size is very sen-
sitive to the clock frequency. To tackle this problem, we proposed a method to
eliminate the tick events while still obtain the same behavior. The main contri-
bution was to show how tick -eliminated models can be symbolically represented
by BDDs. It was shown that, in this way, smaller intermediate BDDs and less
iterations in the fixed point computations can be obtained. We showed how SCT
can be applied to the symbolic representations by considering the tick event as
an uncontrollable event.
Paper 4
S. Miremadi, Z. Fei, K. Åkesson and B. Lennartson. Symbolic supervisory con-
trol of timed discrete event systems. Submitted to IEEE Transactions on Control
Systems Technology, 2012.
In Paper 3, we assumed that the tick event is uncontrollable. In Paper 4, in the
context of SCT for TDES [49], we treat the tick event in a special manner. As
in [49], the concept of forcible events are introduced that can preempt the tick
event. The main contribution of this paper is to show how the synthesis, espe-
cially controllability, can be symbolically performed on the tick -eliminated mod-
els, presented in Paper 3. Papers 1-4 can be considered as a framework, where
one is able to model a DES or TDES as EFAs or TEFAs, and symbolically com-
pute its supervisor based on the SCT, and finally generate guards representing
the supervisor and attach them to the original models.
Chapter 7
Conclusions and Future Research
As discussed in the thesis, supervisory control theory is a model-based theoret-
ical framework for computing a control function, i.e., supervisor, that restricts a
given plant towards a given specification only when it is necessary. In Chapter
1, we pointed out three challenges that exist when SCT is used:
(i) Most of the existing work on SCT, has been carried out on untimed DES
for analyzing the qualitative properties of the systems. However, in most
of the real-time applications, the correct behavior can only be obtained by
taking time into consideration. Also, including time in the models, opens
the possibility of performing quantitative analysis such as time optimiza-
tion.
(ii) As discussed, the number of states of a system consisting of a number of
components grows exponentially as the number of components increases.
For many of the industrial applications that consist of a large number of
components, this leads to state space explosion, that is the number of states
cannot be represented in the hardware.
(iii) For industrial applications, typically the synthesized supervisor consists
of a large number of states. Representing the supervisor could then be
challengeable, both from a modeling and implementation perspective.
In this thesis, we tackled the above issues. To meet Challenge (i), we modeled
the systems by TEFAs that include a set of discrete-valued clocks. The SCT for
TEFAs was defined based on their corresponding tick -EFAs as in [49], where
the clocks were considered as regular variables and the time semantics was im-
plemented by the tick event, treated in a special manner. We showed that the
tick models suffer from a major problem: the state size is very sensitive to the
clock frequency. To tackle this problem, we proposed a method to eliminate the
tick events while still obtain the same behavior.
To tackle Challenge (ii), all computations were performed symbolically using
BDDs. Essentially, based on a given set of TEFAs, the supervisor was computed
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symbolically using BDDs. We showed that the symbolic implementation of the
tick -eliminated models result in smaller intermediate BDDs and less iterations
in the fixed point computations. For some applications, this could resolve the
state space explosion, caused by time.
Finally, to tackle Challenge (iii), the supervisor was represented in a modu-
lar fashion by extracting constraining guards and attaching them to the original
models. In this way,
1. the designers will remain in the modular scope, which makes it possible
to easily perform modifications on the resulting supervisor, e.g., changing
the specification,
2. it becomes possible implement the supervisor in a modular manner, which
could especially be beneficial for hierarchical approaches,
3. the final representation will be closer to the ones typically used in the in-
dustry for implementing a controller.
The guards were generated based on some categorized states of the supervisor,
referred to as the basic state sets. It was shown how the basic state sets can
be symbolically computed using BDDs. Furthermore, different techniques were
proposed to simplify the guards. Notice that the entire procedure can also be
applied to untimed DES modeled by EFAs. A process overview of the entire
framework is illustrated in Figure 7.1.
The framework has been implemented and verified in the supervisory tool
Supremica, and has been applied to different examples and industrial case stud-
ies, some discussed in Chapter 5.
There are some possible directions for future research. In this work, the
main emphasis has been on representing the systems symbolically, rather than
developing efficient synthesis algorithms. It is indeed possible to improve the
efficiency of the supervisory synthesis, e.g., by utilizing partitioning techniques
in the BDD computations such as [89, 90]. Furthermore, even though some
techniques have been proposed to simplify the guards, still for some applications,
the guards may become complicated. Essentially, it is possible to simplify the
guards more by utilizing the behavioral structure of the models.
Analyzing timed systems, a missing piece in this thesis, is an approach to
automatically perform time optimization on the TEFAs. The interesting point
about time optimization on TEFAs is the existence of uncontrollable events that
may lead to several optimal solutions. In particular, disregarding the uncontrol-
lable events, there may exist a path from the initial state to a marked state that
takes minimal time to reach. However, if there exists an outgoing uncontrol-
lable event from a state in the optimal path, which could not be restricted by the
supervisor, the system can end up in a state not belonging to the optimal path
anymore. In such a case, we may desire a new minimal path from the new state
85
Compute the
Supervisor
Transform
the TEFAs to
BDDs
Generate
Guards
Simplify the
Guards
Attach the
Guards to the
Initial Models
0 1 0 1 0 1
0 1
1
2
3
4
5
Figure 7.1: Process overview of the approach.
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to a marked state. A possible way for solving this problem could be to, first, com-
pute the minimal time from each state to a marked state. This can be achieved
by performing a backward reachability computation from all the marked states
including all possible values of the global clock. Second, based on the minimal
times, a one-step lookahead strategy could be computed for each state, indicating
the event(s) that will finally yield the minimal time.
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